A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters
暂无分享,去创建一个
A. Khakifirooz | O.M. Nayfeh | D. Antoniadis | D. Antoniadis | O. Nayfeh | A. Khakifirooz | Ali Khakifirooz
[1] D. F. Nelson,et al. High‐field drift velocity of electrons at the Si–SiO2 interface as determined by a time‐of‐flight technique , 1983 .
[2] L. T. Su,et al. A study of deep-submicron MOSFET scaling based on experiment and simulation , 1995 .
[3] Mark S. Lundstrom. Elementary scattering theory of the Si MOSFET , 1997, IEEE Electron Device Letters.
[4] J.A. del Alamo,et al. Lateral and Vertical Scaling of $\hbox{In}_{0.7} \hbox{Ga}_{0.3}\hbox{As}$ HEMTs for Post-Si-CMOS Logic Applications , 2008, IEEE Transactions on Electron Devices.
[5] Osama M. Nayfeh,et al. Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations , 2006, IBM J. Res. Dev..
[6] Mark Y. Liu,et al. A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and 0.171μm2 SRAM cell size in a 291Mb array , 2008, 2008 IEEE International Electron Devices Meeting.
[7] R. E. Thomas,et al. Carrier mobilities in silicon empirically related to doping and field , 1967 .
[8] Y. Tsividis. Operation and modeling of the MOS transistor , 1987 .
[9] N. D. Arora,et al. MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .
[10] D. Antoniadis,et al. On experimental determination of carrier velocity in deeply scaled NMOS: how close to the thermal limit? , 2001, IEEE Electron Device Letters.
[11] D.A. Antoniadis,et al. Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence , 2006, 2006 International Electron Devices Meeting.
[12] D.A. Antoniadis,et al. The future of high-performance CMOS: Trends and requirements , 2008, ESSDERC 2008 - 38th European Solid-State Device Research Conference.
[13] R. W. Coen,et al. Velocity of surface carriers in inversion layers on silicon , 1980 .
[14] P. Bai,et al. An advanced low power, high performance, strained channel 65nm technology , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[15] D.A. Antoniadis,et al. MOSFET Performance Scaling—Part II: Future Directions , 2008, IEEE Transactions on Electron Devices.
[16] Mansun Chan,et al. A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation , 1997 .
[17] Mark S. Lundstrom,et al. Essential physics of carrier transport in nanoscale MOSFETs , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).
[18] D.A. Antoniadis,et al. MOSFET Performance Scaling—Part I: Historical Trends , 2008, IEEE Transactions on Electron Devices.
[19] G. T. Wright,et al. Threshold modelling of MOSFETs for CAD of CMOS-VLSI , 1985 .