Checkpoint Faults are not Sufficient Target Faults for Test Generation

Stuck-at faults on primary inputs and fan-out branches are commonly used as target faults in test generation algorithms for combinational circuits. This correspondence shows that these faults may not constitute an adequate set of target faults. A procedure is presented for selecting a set of target faults with the property that the detection of all detectable faults from this set guarantees the detection of all detectable faults in the circuit.

[1]  Jacob Savir,et al.  Layout Influences Testability , 1985, IEEE Transactions on Computers.

[2]  Sundaram Seshu,et al.  On an Improved Diagnosis Program , 1965, IEEE Trans. Electron. Comput..

[3]  R. S. Gaines,et al.  An Improved Cell Memory , 1965, IEEE Trans. Electron. Comput..

[4]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[5]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[6]  Akihiko Yamada,et al.  AUTOMATIC SYSTEM LEVEL TEST GENERATION AND FAULT LOCATION FOR LARGE DIGITAL SYSTEMS , 1978, DAC '78.

[7]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[8]  T. Fukui,et al.  Automatic System Level Test a Fault Location for Large Digital Systems , 1978, 15th Design Automation Conference.

[9]  Kilin To.  Fault Folding for Irredundant and Redundant Combinational Circuits , 1973, IEEE Transactions on Computers.

[10]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.