An Experimental Analog VLSI Neural Chip with On-Chip Back-Propagation Learning

An experimental analog VLSI neural chip is presented. The chip integrates 4 neurons and 32 synapses organized in a Single Layer Perceptron architecture with 8 inputs and 4 outputs. The neural computational units (neurons and synapses) feature on-chip learning capabilities following the Back-Propagation algorithm. The operation of the neural circuitry is fully analog. The chip has been fabricated through EUROCHIP using the standard ES2 1.5?m CMOS N-well technology.

[1]  Richard P. Lippmann,et al.  An introduction to computing with neural nets , 1987 .

[2]  Patrick Garda,et al.  A Scalable Analog Implementation of Multilayer Boltzmann Machines , 1993, ESSCIRC '93: Nineteenth European Solid-State Circuits Conference.

[3]  Yannis Tsividis.  Analog MOS integrated circuits-certain new ideas, trends, and obstacles , 1987 .

[4]  Edgar Sanchez-Sinencio,et al.  A modular T-mode design approach for analog neural network hardware implementations , 1992 .

[5]  Eric A. Vittoz,et al.  Analog VLSI implementation of neural networks , 1990, IEEE International Symposium on Circuits and Systems.

[6]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[7]  Giacomo M. Bisio,et al.  Design of a CMOS ASIC chip featuring analog neural computational primitives , 1992, Proceedings Euro ASIC '92.

[8]  Jerzy B. Lont.  Analog CMOS implementation of a multi-layer perceptron with nonlinear synapses , 1992, IEEE Trans. Neural Networks.

[9]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[10]  Edward A. Rietman,et al.  Back-propagation learning and nonidealities in analog neural network hardware , 1991, IEEE Trans. Neural Networks.

[11]  Yannis Tsividis,et al.  A reconfigurable VLSI neural network , 1992 .

[12]  Alan F. Murray,et al.  Synaptic weight noise during multilayer perceptron training: fault tolerance and training improvements , 1993, IEEE Trans. Neural Networks.

[13]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[14]  Leonardo Maria Reyneri,et al.  An Analysis on the Performance of Silicon Implementations of Backpropagation Algorithms for Artificial Neural Networks , 1991, IEEE Trans. Computers.

[15]  Carver A. Mead,et al.  Implementing neural architectures using analog VLSI circuits , 1989 .

[16]  David A. Johns,et al.  Continuous-time analog adaptive recursive filters , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[18]  Takashi Morie,et al.  Analog VLSI Implementation of Adaptive Algorithms by an Extended Hebbian Synapse Circuit , 1992 .

[19]  G. Temes,et al.  Analog MOS Integrated Circuits for Signal Processing , 1986 .

[20]  Bernardo A. Huberman,et al.  AN IMPROVED THREE LAYER, BACK PROPAGATION ALGORITHM , 1987 .

[21]  H.P. Graf,et al.  Analog Electronic Neural Networks , 1992, ESSCIRC '92: Eighteenth European Solid-State Circuits conference.

[22]  Bing J. Sheu,et al.  Design and characterization of analog VLSI neural network modules , 1993 .

[23]  Daniele D. Caviglia,et al.  A VLSI Module for Analog Adaptive Neural Architectures , 1991, VLSI.

[24]  Yuping He,et al.  A charge-based on-chip adaptation Kohonen neural network , 1993, IEEE Trans. Neural Networks.

[25]  Yannis Tsividis,et al.  Analogue circuits for variable-synapse electronic neural networks , 1987 .

[26]  Yannis Tsividis,et al.  Continuous-time MOSFET-C filters in VLSI , 1986 .

[27]  Tetsuro Itakura,et al.  Neuro chips with on-chip backprop and/or Hebbian learning , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[28]  Michel Declercq,et al.  Implementation of a learning Kohonen neuron based on a new multilevel storage technique , 1991 .

[29]  Joydeep Ghosh,et al.  OTA-based neural network architectures with on-chip tuning of synapses , 1994 .

[30]  E. Vittoz,et al.  Analog Storage of Adjustable Synaptic Weights , 1991 .

[31]  Anders Krogh,et al.  Introduction to the theory of neural computation , 1994, The advanced book program.

[32]  Michel Verleysen,et al.  Analog implementation of a Kohonen map with on-chip learning , 1993, IEEE Trans. Neural Networks.

[33]  Daniele D. Caviglia,et al.  Effects of weight discretization on the back propagation learning method: algorithm design and hardware realization , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[34]  Robert A. Jacobs,et al.  Increased rates of convergence through learning rate adaptation , 1987, Neural Networks.