Panel Warpage of Fan-Out Panel-Level Packaging Using RDL-First Technology

In this study, fan-out panel-level packaging (FO-PLP) technology using a redistribution layer (RDL) first approach is demonstrated using a large glass panel as a carrier (550 mm $\times650$ mm size). Finite-element analysis (FEA) is conducted to investigate process-dependent panel-level warpage with considering material selection of photo-dielectric, glass carrier and molding compound, structure design, and process optimization. Taguchi method is implemented to identify important parameters resulting in large panel warpage in each process and further parametric studies are also conducted with detailed FEA simulation. The effect of gravity on panel warpage has been simulated and analyzed in this study by considering the panel process and panel size. Modeling gravity effect reduces the panel warpage significantly, which is very close to the real case and is validated by warpage measurement results. Therefore, the gravity effect on warpage needs to be modeled for the large panel-warpage simulation to achieve accurate simulation results.

[1]  Nicholas Kao,et al.  Warpage characterization of panel Fan-out (P-FO) package , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[2]  Sheng-Jye Hwang,et al.  Warpage Prediction and Experiments of Fan-Out Waferlevel Package During Encapsulation Process , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[3]  F. X. Che,et al.  Modeling and design solutions to overcome warpage challenge for fan-out wafer level packaging (FO-WLP) technology , 2015, 2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC).

[4]  K. Jansen,et al.  Warpage Estimation of a Multilayer Package Including Cure Shrinkage Effects , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  Mei-Chien Lu.  Warpage Management for Fan-Out Packaging Moving from Wafer Level to Panel Level , 2018, 2018 17th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm).

[6]  Xin Wu,et al.  Simulations for the impact of warpage on the accuracy of attitude and heading reference system , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[7]  N. Ismail,et al.  The use of Taguchi method in the design of plastic injection mould for reducing warpage , 2007 .

[8]  Jinyoung Kim,et al.  Fan-Out Panel Level Package with Fine Pitch Pattern , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[9]  H. Y. Li,et al.  Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[10]  Kaspar M. B. Jansen,et al.  Prediction of cure induced warpage of micro-electronic products , 2010, Microelectron. Reliab..

[11]  Jan Ackaert,et al.  Finite-Element Simulation of Different Kinds of Wafer Warpages: Spherical, Cylindrical, and Saddle , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[12]  Masaya Kawano,et al.  Study on Low Warpage and High Reliability for Large Package Using TSV-Free Interposer Technology Through SMART Codesign Modeling , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[13]  Y. Lai,et al.  Effects of Curing and Chemical Aging on Warpage—Characterization and Simulation , 2011, IEEE Transactions on Device and Materials Reliability.

[14]  Sheng-Jye Hwang,et al.  Simulations of Process-Induced Warpage During IC Encapsulation Process , 2007 .

[15]  J. Bauer,et al.  24"×18" Fan-out panel level packing , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[16]  F. Che,et al.  Study on Warpage and Reliability of Fan-Out Interposer Technology , 2019, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[17]  Junghwa Kim,et al.  Compression Molding Encapsulants for Wafer-Level Embedded Active Devices: Wafer Warpage Control by Epoxy Molding Compounds , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[18]  M. Zarrelli,et al.  Warpage induced in bi-material specimens: Coefficient of thermal expansion, chemical shrinkage and viscoelastic modulus evolution during cure , 2006 .

[19]  J. Bauer,et al.  From wafer level to panel level mold embedding , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[20]  N. Lee,et al.  Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[21]  Steve Chiu,et al.  Development and characterization of new generation panel fan-out (P-FO) packaging technology , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[22]  F. X. Che,et al.  Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[23]  C. Ko,et al.  A Comprehensive Study on Stress and Warpage by Design, Simulation and Fabrication of RDL-First Panel Level Fan-Out Technology for Advanced Package , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).

[24]  M. Saka,et al.  Cure shrinkage analysis of epoxy molding compound , 2001 .

[25]  Yasuhito Fujii,et al.  Warpage Control of Liquid Molding Compound for Fan-Out Wafer Level Packaging , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[26]  N. Lee,et al.  Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level Packaging , 2018, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[27]  Fengman Liu,et al.  Experimental Verification and Optimization Analysis of Warpage for Panel-Level Fan-Out Package , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.