Thermal stress induced void formation during 450 mm defect free silicon crystal growth and implications for wafer inspection