Facilitating rapid first silicon debug

Semiconductor manufacturers aim to deliver products to market within a short span of time in order to gain market share. There are several facets of introducing a product to market - design, manufacturing, first silicon debug, and ramp to volume. Of these, first silicon debug time contributes significantly towards reduced product cycle time if it can be kept short. In this paper, we discuss the infrastructure, design tools, test tools and debug tools required to achieve successful first silicon debug. We describe a production device that employs these infrastructure requirements, thereby demonstrating the advantages of following the guidelines. The paper also highlight the ill effects of not adhering to the guidelines.

[1]  Alfred L. Crouch,et al.  Optimization trade-offs for vector volume and test power , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Edward J. McCluskey,et al.  Testing for tunneling opens , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  P. Nigh,et al.  An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[4]  Kenneth M. Butler,et al.  Correlation of logical failures to a suspect process step , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  L. Whetsel,et al.  An analysis of power reduction techniques in scan testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Anjali Kinra,et al.  Diagnostic techniques for the UltraSPARC/sup TM/ microprocessors , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[8]  Kenneth M. Butler,et al.  Expediting ramp-to-volume production , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Teresa L. McLaurin,et al.  The testability features of the MCF5407 containing the 4th generation ColdFire(R) microprocessor core , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[10]  A. J. Walton,et al.  Automatic in-line measurement for the identification of killer defects , 1994 .

[11]  D. Schmitt-Landsiedel,et al.  Key attributes of an SRAM testing strategy required for effective process monitoring , 1993, Records of the 1993 IEEE International Workshop on Memory Testing.

[12]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[13]  Kenneth M. Butler,et al.  Automated Diagnosis in Testing and Failure Analysis , 1997, IEEE Des. Test Comput..

[14]  Craig Force,et al.  Testing the design: the evolution of test simulation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).