Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs

Computational fluid dynamics (CFD) is an important tool for aeronautical engineers. Instead of expensive super-computers or clusters, using custom pipelines built on FPGAs is expected to be a cost effective solution to accelerate CFD. The problem is that to keep the pipeline busy is difficult because of the memory bandwidth. To deal with this problem, an effective memory access method using block-RAMs is implemented based on a careful survey about memory access pattern. This work is targetting on two major subroutines in UPACS, a CFD software package. As a result, the amount of data transfer is reduced about 40%. This shows 46-170 fold speed-up is expected by several Virtex-4 FPGAs compared to Itanium2 processor.

[1]  Tarek A. El-Ghazawi,et al.  Bringing High-Performance Reconfigurable Computing to Exact Computations , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[2]  Octavio Nieto-Taladriz,et al.  A Methodology for CFD Acceleration through Reconfigurable Hardware , 2008 .

[3]  Shigeru Saito,et al.  Unstructured Grid CFD On Numerical Wind Tunnel , 1999 .

[4]  Kei Hiraki,et al.  GRAPE-DR: 2-Pflops massively-parallel computer with 512-core, 512-Gflops processor chips for scientific computing , 2007, Proceedings of the 2007 ACM/IEEE Conference on Supercomputing (SC '07).

[5]  Takashi Yamane,et al.  The Development of the UPACS CFD Environment , 2003, ISHPC.

[6]  Satoru Yamamoto,et al.  Systolic Architecture for Computational Fluid Dynamics on FPGAs , 2007, 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007).

[7]  William D. Smith,et al.  Towards an RCC-Based Accelerator for Computational Fluid Dynamics Applications , 2004, The Journal of Supercomputing.

[8]  Thomas Hauser A Flow Solver for a Reconfigurable FPGA-Based Hypercomputer , 2005 .

[9]  Yuichi Matsuo,et al.  Early Experience with Aerospace CFD at JAXA on the Fujitsu PRIMEPOWER HPC2500 , 2004, Proceedings of the ACM/IEEE SC2004 Conference.

[10]  Tsutomu Maruyama,et al.  A High Speed Computation System for 3D FCHC Lattice Gas Model with FPGA , 2003, FPL.

[11]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[12]  Wayne Luk,et al.  FPGA-based Streaming Computation for Lattice Boltzmann Method , 2007, 2007 International Conference on Field-Programmable Technology.

[13]  Tarek A. El-Ghazawi,et al.  The Promise of High-Performance Reconfigurable Computing , 2008, Computer.

[14]  Neil W. Bergmann,et al.  Automatic Self-Reconfiguration of System-on-Chip Peripherals , 2007 .