Exploring Practical Benefits of Asymmetric Multicore Processors

Asymmetric multicore processors (AMP) are built of cores that expose the same ISA but differ in performance, complexity, and power consumption. A typical AMP might consist of a plenty of slow, small and simple cores and a handful of fast, large and complex cores. AMPs have been proposed as a more energy efficient alternative to symmetric multicore processors. They are particularly interesting in their potential to mitigate Amdahl’s law for parallel program with sequential phases. While a parallel phase of the code runs on plentiful slow cores enjoying low energy per instruction, the sequential phase can run on the fast core, enjoying high single-thread performance of that core. As a result, performance per unit of energy is maximized. In this paper we evaluate the effects of accelerating sequential phases of parallel applications on an AMP. Using a synthetic workload generator and an efficient asymmetry-aware user-level scheduler, we explore how the workload’s properties determine the speedup that the workload will experience on an AMP system. Such an evaluation has been performed before only analytically; experimental studies have been limited to a small number of workloads. Our study is the first to experimentally explore benefits on AMP systems for a wide range of workloads.

[1]  Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction , 2003, MICRO.

[2]  Jian Li,et al.  Dynamic power-performance adaptation of parallel computation on chip multiprocessors , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..

[3]  John Paul Shen,et al.  Mitigating Amdahl's law through EPI throttling , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[4]  Norman P. Jouppi,et al.  Single-ISA heterogeneous multi-core architectures for multithreaded workload performance , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[5]  Patrick Crowley,et al.  Dynamic thread assignment on heterogeneous multiprocessor architectures , 2006, CF '06.

[6]  Stacey Jeffery,et al.  HASS: a scheduler for heterogeneous multicore systems , 2009, OPSR.

[7]  Mark D. Hill,et al.  Amdahl's Law in the Multicore Era , 2008, Computer.

[8]  M. Aater,et al.  An Asymmetric Multi-core Architecture for Accelerating Critical Sections , 2008 .