A simple digital background-calibration technique is proposed for a pipelined analog-to-digital converter (ADC). Both gain error and DAC error are measured and calibrated by injecting two uncorrelated pseudo-random sequences into the MDAC. With this method, not only small capacitors might be used, leading to small chip size, but also the traditional current starving high gain op-amps of pipelined ADC could be replaced by low gain low power counterparts, which results in improving the figure-of-merit (FOM) significantly. A 12-bit 100MS/s pipelined ADC achieves 11.934 bits ENOB and 101.22dB SFDR, compared with 7.685 bits and 50.95dB without calibration.
[1]
Electronics Letters
,
1965,
Nature.
[2]
J. B. Gosling.
European solid-state circuits conference
,
1979
.
[3]
G. G. Stokes.
"J."
,
1890,
The New Yale Book of Quotations.
[4]
Ian Galton,et al.
Gain error correction technique for pipelined analogue-to-digital converters
,
2000
.
[5]
Sameer Sonkusale,et al.
True background calibration technique for pipelined ADC
,
2000
.
[6]
Alan F. Murray,et al.
IEEE International Solid-State Circuits Conference
,
2001
.