Data driven signal processing: an approach for energy efficient computing

The computational switching activity of digital CMOS circuits can be dynamically minimized by designing algorithms that exploit signal statistics. This results in processors that have time-varying power requirements and perform computation on demand. An approach is presented to minimize the energy dissipation per data sample in variable-load DSP systems by adaptively minimizing the power supply voltage for each sample using a variable switching speed processor. In general, using buffering and filtering, the computation can be spread over multiple samples averaging the workload and lowering energy further. It is also shown that four levels of voltage quantization combined with dithering is sufficient to closely emulate arbitrary voltage levels.

[1]  Anantha P. Chandrakasan,et al.  Low-power digital filtering using approximate processing , 1996 .

[2]  A. Chandrakasan,et al.  An efficient controller for variable supply-voltage low power processing , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[3]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[4]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Leonard McMillan,et al.  A forward-mapping realization of the inverse discrete cosine transform , 1992, Data Compression Conference, 1992..

[6]  Dimitri A. Antoniadis,et al.  Back gated CMOS on SOIAS for dynamic threshold voltage control , 1995, Proceedings of International Electron Devices Meeting.