Revisiting response compaction in space for full scan circuits with nonexhaustive test sets using concept of sequence characterization

This paper revisits response compaction in space and reports results on simulation experiments on ISCAS 89 full-scan sequential benchmark circuits using nonexhaustive (deterministic compact and pseudorandom) test sets in the design of space-efficient support hardware in the context of built-in self-testing (BIST) of VLSI circuits. The techniques used herein take advantage of sequence characterization as utilized by the authors earlier in response data compaction in the case of ISCAS 85 combinational benchmark circuits using ATALANTA, FSIM, and COMPACTEST, to realize space compression of ISCAS 89 full-scan sequential benchmark circuits using simulation programs ATALANTA, FSIM, and MinTest, under conditions of both stochastic independence and dependence of single and double line errors.

[1]  Jacob Savir.  Reducing the MISR Size , 1996, IEEE Trans. Computers.

[2]  Nur A. Touba,et al.  Synthesis of zero-aliasing elementary-tree space compactors , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[3]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[4]  Wen-Ben Jone,et al.  Multiple-output parity bit signature for exhaustive testing , 1990, J. Electron. Test..

[5]  Yervant Zorian,et al.  Test requirements for embedded core-based systems and IEEE P1500 , 1997, Proceedings International Test Conference 1997.

[6]  Thomas W. Williams,et al.  Testing Logic Networks and Designing for Testability , 1979, Computer.

[7]  Yervant Zorian,et al.  Principles of testing electronic systems , 2000 .

[8]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[9]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[10]  M. Gruetzner,et al.  Aliasing Errors in Signature in Analysis Registers , 1987, IEEE Design & Test of Computers.

[11]  Krishnendu Chakrabarty.  Test response compaction for built-in self testing , 1996 .

[12]  Sheldon B. Akers,et al.  A parity bit signature for exhaustive testing , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jeff Brauch,et al.  Design of Cache Test Hardware on the HP PA8500 , 1998, IEEE Des. Test Comput..

[14]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.

[15]  Sunil R. Das,et al.  Space compression revisited , 2000, IEEE Trans. Instrum. Meas..

[16]  Rochit Rajsuman.  System-On-A-Chip: Design and Test , 2000 .

[17]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[18]  Siyad C. Ma,et al.  Testability Features of the AMD-K6 Microprocessor , 1998, IEEE Des. Test Comput..

[19]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[20]  Mansour H. Assaf.  Space compactor design for built-in self-testing of VLSI circuits from compact test sets using sequence characterization and failure probabilities. , 1996 .

[21]  Mehdi Baradaran Tahoori,et al.  Fault grading FPGA interconnect test configurations , 2002, Proceedings. International Test Conference.

[22]  J.H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[23]  John P. Hayes,et al.  Efficient test response compression for multiple-output circuits , 1994, Proceedings., International Test Conference.

[24]  Wen-Ben Jone,et al.  Data compression in space under generalized mergeability based on concepts of cover table and frequency ordering , 2002, IEEE Trans. Instrum. Meas..

[25]  S.R. Das.  Built-in self-testing of VLSI circuits-getting errors to catch themselves , 1991, IEEE Potentials.

[26]  John R. Kuban,et al.  Self-Testing the Motorola MC6804P2 , 1984, IEEE Design & Test of Computers.

[27]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[28]  Alfred K. Susskind,et al.  Testing by Verifying Walsh Coefficients , 1983, IEEE Transactions on Computers.

[29]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[30]  John P. Hayes,et al.  CHECK SUM METHODS FOR TEST DATA COMPRESSION. , 1976 .

[31]  Sunil R. Das,et al.  Aliasing-Free Compaction in Testing Cores-Based System-on-Chip (SoC) using Compatibility of Response Data outputs , 2004, Trans. SDPS.

[32]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[33]  Janak H. Patel,et al.  New Techniques for Deterministic Test Pattern Generation , 1999, J. Electron. Test..

[34]  Wen-Ben Jone,et al.  Fault tolerance in systems design in VLSI using data compression under constraints of failure probabilities , 2001, IEEE Trans. Instrum. Meas..

[35]  Prawat Nagvajara,et al.  Optimal Robust Compression of Test Responses , 1990, IEEE Trans. Computers.

[36]  Jacob A. Abraham,et al.  Test Generation for Microprocessors , 1980, IEEE Transactions on Computers.

[37]  Krishnendu Chakrabarty,et al.  Space compaction of test responses for IP cores using orthogonal transmission functions , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[38]  Nirmal R. Saxena,et al.  A Unified View of Test Compression Methods , 1987, IEEE Transactions on Computers.

[39]  Sharad C. Seth,et al.  An Analysis of the Use of Rademacher-Walsh Spectrum in Compact Testing , 1984, IEEE Trans. Computers.

[40]  Wen-Ben Jone,et al.  An improved output compaction technique for built-in self-test in VLSI circuits , 1995, Proceedings of the 8th International Conference on VLSI Design.

[41]  Wen-Ben Jone,et al.  Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets , 2003, IEEE Trans. Instrum. Meas..

[42]  Wen-Ben Jone,et al.  A novel approach to designing aliasing-free space compactors based on switching theory formulation , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[43]  Derek Feltham,et al.  Pentium Pro Processor Design for Test and Debug , 1998, IEEE Des. Test Comput..

[44]  Sunil R. Das,et al.  Test-set embedding based on width compression for mixed-mode BIST , 2000, IEEE Trans. Instrum. Meas..

[45]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[46]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[47]  Dong Sam Ha,et al.  AN EFFICIENT, FORWARD FAULT SIMULATION ALGORITHM BASED ON THE PARALLEL PATTERN SINGLE FAULT PROPAGAT , 1991, 1991, Proceedings. International Test Conference.

[48]  Janak H. Patel,et al.  Compact two-pattern test set generation for combinational and full scan circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[49]  E.M. Petriu,et al.  Fault simulation and response compaction in full scan circuits using HOPE , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[50]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[51]  Dhiraj K. Pradhan,et al.  A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression , 1991, IEEE Trans. Computers.

[52]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[53]  J. P. Robinson,et al.  Space Compression Methods With Output Data Modification , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.