VLSI Implementation of High Performance RSA Algorithm Using Vedic Mathematics
暂无分享,去创建一个
[1] Nadia Nedjah,et al. A Review of Modular Multiplication Methods ands Respective Hardware Implementation , 2006, Informatica.
[2] M. B. Srinivas,et al. High Speed Efficient N X N Bit Parallel Hierarchical Overlay Multiplier Architecture Based On Ancient Indian Vedic Mathematics , 2004 .
[3] Manfred Schimmler,et al. Area and time efficient modular multiplication of large integers , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.
[4] Martin Langhammer. RSA & Public Key Cryptography in FPGAs , 2005 .
[5] Himanshu Thapliyal,et al. VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics , 2005, SPIE Microtechnologies.