A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints

This paper presents an efficient method to determine minimum system-on-chip (SOC) test schedules with precedence and power constraints based on simulated annealing. The problem is solved using a partitioned testing scheme with run to completion that minimizes the number of idle test slots. The method can handle SOC test scheduling with and without power constraints in addition to precedence constraints that preserve desirable orderings among tests. We present experimental results for various SOC examples that demonstrate the effectiveness of the method. The method achieved optimal test schedules in all attempted cases in a short CPU time.

[1]  Zebo Peng,et al.  A reconfigurable power-conscious core wrapper and its application to soc test scheduling , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Zebo Peng,et al.  An integrated system-on-chip test framework , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Kewal K. Saluja,et al.  Test Scheduling and Control for VLSI Built-In Self-Test , 1988, IEEE Trans. Computers.

[4]  Mircea Vladutiu,et al.  A comparison of classical scheduling approaches in power-constrained block-test scheduling , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  C. P. Ravikumar,et al.  Simultaneous module selection and scheduling for power-constrained testing of core based systems , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[6]  Shambhu Upadhyaya,et al.  Dynamically Partitioned Test Scheduling for SoCs Under Power Constraints � , 2002 .

[7]  Erik Jan Marinissen,et al.  Efficient Wrapper/TAM co-optimization for large SOCs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[8]  Krishnendu Chakrabarty,et al.  Accepted for Publication in Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Test Scheduling for Core-based Systems Using Mixed-integer Linear Programming , 2000 .

[9]  Teofilo F. Gonzalez,et al.  Open Shop Scheduling to Minimize Finish Time , 1976, JACM.

[10]  Julien Pouget,et al.  SOC test time minimization under multiple constraints , 2003, 2003 Test Symposium.

[11]  Krishnendu Chakrabarty,et al.  System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Julien Pouget,et al.  Power-Constrained Test Scheduling for SoCs Under a "no session" Scheme , 2001, VLSI-SOC.

[13]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Erik G. Larsson,et al.  The Design and Optimization of SOC Test Solutions , 2001, ICCAD.

[15]  Krishnendu Chakrabarty.  Test scheduling for core-based systems , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[16]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[17]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[18]  Vishwani D. Agrawal,et al.  Scheduling tests for VLSI systems under power constraints , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Shambhu J. Upadhyaya,et al.  A generic resource distribution and test scheduling scheme for embedded core-based SoCs , 2004, IEEE Transactions on Instrumentation and Measurement.

[20]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[21]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[22]  Cheng-Wen Wu,et al.  A Graph-Based Approach to Power-Constrained SOC Test Scheduling , 2004, J. Electron. Test..

[23]  Haidar M. Harmanani,et al.  Power-constrained system-on-a-chip test scheduling using a genetic algorithm , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[24]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.

[25]  Shambhu J. Upadhyaya,et al.  Adaptive test scheduling in SoC's by dynamic partitioning , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[26]  Zebo Peng,et al.  Test scheduling and scan-chain division under power constraint , 2001, Proceedings 10th Asian Test Symposium.

[27]  Makoto Sugihara,et al.  A novel test methodology for core-based system LSIs and a testing time minimization problem , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).