Wide band programmable true time delay block for phased array antenna applications

This paper describes a 6-bit programmable True Time Delay (TTD) system for 1-12GHz applications. The minimum delay resolution is 20ps, and maximum delay is 1.35ns, thus making it suitable for phased array antenna and imaging applications. The programmable TTD system simulation results show better than 9dB of input and output return loss across the entire frequency range. As a proof of concept, a 40ps unit cell delay is realized in the GlobalFoundries (GF) 180nm CMOS technology. The fabricated unit cell has less than 2.5dB insertion loss and better than 9dB return loss within the entire frequency range. The fabricated TTD unit cell occupies 0.3 X 0.35mm2.

[1]  Yihong Chen,et al.  A fully packaged true time delay module for a K-band phased array antenna system demonstration , 2002, IEEE Photonics Technology Letters.

[2]  Xiang Guan,et al.  A fully integrated 24-GHz eight-element phased-array receiver in silicon , 2004, IEEE Journal of Solid-State Circuits.

[3]  H. Hashemi,et al.  A 24-GHz SiGe phased-array receiver-LO phase-shifting approach , 2005, IEEE Transactions on Microwave Theory and Techniques.

[4]  Ta-Shun Chu,et al.  An Integrated Ultra-Wideband Timed Array Receiver in 0.13 $\mu{\hbox{m}}$ CMOS Using a Path-Sharing True Time Delay Architecture , 2007, IEEE Journal of Solid-State Circuits.

[5]  E. Adabi,et al.  Broadband variable passive delay elements based on an inductance multiplication technique , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Qian Ma,et al.  A 10–50GHz True-Time-Delay phase shifter with max 3.9% delay variation , 2014, 2014 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  Bertan Bakkaloglu,et al.  Adaptive integrated CMOS circulator , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).