Reactive-associative caches
暂无分享,去创建一个
[1] David H. Albonesi,et al. Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[2] Gary S. Tyson,et al. A modified approach to data cache management , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[3] R. E. Kessler,et al. Inexpensive implementations of set-associativity , 1989, ISCA '89.
[4] Of references. , 1966, JAMA.
[5] J.J. Navarro,et al. The Difference-Bit Cache , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[6] Dirk Grunwald,et al. Predictive sequential associative cache , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.
[7] Norman P. Jouppi,et al. WRL Research Report 93/5: An Enhanced Access and Cycle Time Model for On-chip Caches , 1994 .
[8] Norman P. Jouppi,et al. An Integrated Cache Timing and Power Model , 2002 .
[9] David A. Wood,et al. Cache profiling and the SPEC benchmarks: a case study , 1994, Computer.
[10] M. Martonosi,et al. Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors , 1996, 23rd Annual International Symposium on Computer Architecture (ISCA'96).
[11] James R. Larus,et al. Cache-conscious structure layout , 1999, PLDI '99.
[12] Douglas J. Joseph,et al. Prefetching Using Markov Predictors , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[13] Wen-mei W. Hwu,et al. Run-time Adaptive Cache Hierarchy Via Reference Analysis , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[14] Wen-mei W. Hwu,et al. Run-time Adaptive Cache Hierarchy Via Reference Analysis , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[15] A. Argawal,et al. Cache performance of operating systems and multiprogramming , 1988 .
[16] Dirk Grunwald,et al. Next cache line and set prediction , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[17] Todd M. Austin,et al. Zero-cycle loads: microarchitecture support for reducing load latency , 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture.
[18] Chandra Krintz,et al. Cache-conscious data placement , 1998, ASPLOS VIII.
[19] Dionisios N. Pnevmatikatos,et al. Streamlining data cache access with fast address calculation , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[20] Jih-Kwon Peir,et al. Capturing dynamic memory reference behavior with adaptive cache topology , 1998, ASPLOS VIII.
[21] N. P. Jouppi. Architectural and organizational tradeoffs in the design of the MultiTitan CPU , 1989, ISCA '89.
[22] Kimming So,et al. Cache Operations by MRU Change , 1988, IEEE Trans. Computers.
[23] Kimming So,et al. Cache design of a sub-micron CMOS system/370 , 1987, ISCA '87.
[24] Doug Burger,et al. Evaluating Future Microprocessors: the SimpleScalar Tool Set , 1996 .
[25] Anant Agarwal,et al. Column-associative caches: a technique for reducing the miss rate of direct-mapped caches , 1993, ISCA '93.
[26] Honesty C. Young,et al. Improving cache performance with balanced tag and data paths , 1996, ASPLOS VII.
[27] André Seznec. DASC cache , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.
[28] Mark Horowitz,et al. Cache performance of operating system and multiprogramming workloads , 1988, TOCS.
[29] Chenxi Zhang,et al. Two fast and high-associativity cache schemes , 1997, IEEE Micro.
[30] Dean M. Tullsen,et al. Hardware identification of cache conflict misses , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[31] Mark D. Hill,et al. A case for direct-mapped caches , 1988, Computer.