Data-Dependent Statistical Memory Model for Passive Array of Memristive Devices

A 2 × 2 equivalent statistical circuit model is presented to deal with sneak currents and random data distributions for n × m passive memory arrays of memristive devices. The data-dependent 2 × 2 circuit model enables a broad range of analysis, such as the optimum detection voltage margin, with computational efficiency and has no limit on the memory array size. In addition, we propose replica-based self-adaptable sense resistors to achieve both low-power reading and large voltage detection windowing.

[1]  Adam C. Cabe,et al.  Designing CMOS/molecular memories while considering device parameter variations , 2007, JETC.

[2]  W. T. Lynch,et al.  Worst-Case Analysis of a Resistor Memory Matrix , 1969, IEEE Transactions on Computers.

[3]  Charles A. David,et al.  High-Speed Fixed Memories Using Large-Scale Integrated Resistor Matrices , 1968, IEEE Transactions on Computers.

[4]  Ricardo Riaza,et al.  Nondegeneracy Conditions for Active Memristive Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  G. Snider,et al.  Self-organized computation with unreliable, memristive nanodevices , 2007 .

[6]  Peng Li,et al.  Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[7]  R. Waser,et al.  A Novel Reference Scheme for Reading Passive Resistive Crossbar Memories , 2006, IEEE Transactions on Nanotechnology.

[8]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[9]  Blaise Mouttet,et al.  Proposal for Memristors in Signal Processing , 2008, NanoNet.

[10]  Kyungmin Kim,et al.  Memristor Applications for Programmable Analog ICs , 2011, IEEE Transactions on Nanotechnology.