An FPGA-based hardware coprocessor for SPH computations.