Performance estimates of an embedded CPU for high-speed packet processing

This paper states an embedded CPU performance required for processing packets at a continuous throughput of 1 Gbps. And the out-of-order execution of packets is proposed for processing a variety of packet frame size in the CPU performance. Despite the requirement of high-speed network connections in embedded devices and mobile devices, it is not realized that an embedded CPU capable of high-speed packet processing with low-power operations. In this paper, the authors estimate operating frequencies for processing packets at a continuous throughput of 1 Gbps using a MIPS architecture which is widely used for network devices or embedded systems today. Then, the cases that must be processed with a high-spec CPU is revealed, the solution is proposed. When the frequency of 1.0 GHz and 64-bit registers are used, the CPU usage is 11.0 %.

[1]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[3]  Lotfi Kamoun,et al.  PHY/MAC Enhancements and QoS Mechanisms for Very High Throughput WLANs: A Survey , 2013, IEEE Communications Surveys & Tutorials.

[4]  Yang Liu,et al.  A 10Gbps in-line Network Security Processor with a 32-bit embedded CPU , 2013, 2013 22nd Wireless and Optical Communication Conference.

[5]  Juliane Junker,et al.  Computer Organization And Design The Hardware Software Interface , 2016 .

[6]  Tomoaki Sato,et al.  Delay Time Analysis of Reconfigurable Firewall Unit , 2012 .

[7]  Tomoaki Sato,et al.  Evaluations of waved-shift registers for the multiplexed bus , 2014, 2014 International Electrical Engineering Congress (iEECON).