29.3 A 48GHz 5.6mW Gate-Level-Pipelined Multiplier Using Single-Flux Quantum Logic
暂无分享,去创建一个
Koji Inoue | Akira Fujimaki | Masamitsu Tanaka | Ikki Nagaoka | Koji Inoue | Masamitsu Tanaka | A. Fujimaki | Ikki Nagaoka
[1] Kazuyoshi Takagi,et al. High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits , 2015, IEEE Transactions on Applied Superconductivity.
[2] Kazuyoshi Takagi,et al. Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation , 2014, IEICE Trans. Electron..
[3] N. Yoshikawa,et al. 20-GHz 8 $\times$ 8-bit Parallel Carry-Save Pipelined RSFQ Multiplier , 2013, IEEE Transactions on Applied Superconductivity.
[4] Yuki Yamanashi,et al. 100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..
[5] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.