Scaling embedded EEPROMs for the integration in deepsubmicron technologies
暂无分享，去创建一个
A. Concannon | Alan Mathewson | Ray Duffy | B Lane | A. Mathewson | R. Duffy | A. Concannon | B. Lane
[1] D. Esseni,et al. The scaling properties of CHISEL and CHE injection efficiency in MOSFETs and flash memory cells , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[2] A. Mathewson,et al. Scaling low power embedded flash EEPROMs to 0.18um , 1999, 29th European Solid-State Device Research Conference.
[3] A. Tasch,et al. The origin of secondary electron gate current: a multiple-stage Monte Carlo study for scaled, low-power flash memory , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[4] L. Deferm,et al. A low voltage, high performance 0.35 ?m embedded flash EEPROM cell technology , 1998 .
[5] A. Concannon,et al. Theoretical Analysis of a Pseudo-Floating Gate flash EEPROM Device , 1997, 27th European Solid-State Device Research Conference.
[6] Constantin Papadas,et al. A Novel Pseudo-Floating-Gate Flash EEPROM Device ( -Cell) , 1997 .
[7] A. Frommer,et al. EEPROM/flash sub 3.0 V drain-source bias hot carrier writing , 1995, Proceedings of International Electron Devices Meeting.
[8] S. C. Tsao,et al. A novel high density contactless flash memory array using split-gate sources-side-injection cell for 5 V-only applications , 1994, Proceedings of 1994 VLSI Technology Symposium.
[9] Enrico Sangiorgi,et al. Scaling the MOS transistor below 0.1 /spl mu/m: methodology, device structures, and technology requirements , 1994 .
[10] Guido Groeseneken,et al. HIM0S-a high efficiency flash E/sup 2/PROM cell for embedded memory applications , 1993 .
[11] Guido Groeseneken,et al. Analysis of the enhanced hot-electron injection in split-gate transistors useful for EEPROM applications , 1992 .
[12] G. Groeseneken,et al. Study of the enhanced hot-electron injection in split-gate transistor structures , 1990, ESSDERC '90: 20th European Solid State Device Research Conference.
[13] Norihisa Arai,et al. A flash EEPROM cell scaling including tunnel oxide limitations , 1990, ESSDERC '90: 20th European Solid State Device Research Conference.