论文信息 - A 10-/spl mu/W digital signal processor with adaptive-SNR monitoring for a sub-1V digital hearing aid

A 10-/spl mu/W digital signal processor with adaptive-SNR monitoring for a sub-1V digital hearing aid

An ultra low-power digital signal processor (DSP) is proposed for the digital hearing aid. The DSP has a SNR monitor to vary its internal clock frequency in accordance with the input signal level. Digital filters use hardwired barrel shifters in place of multipliers, and a parameter ROM provides filter parameters. The clock generator consumes only 1 muW at sub-1V. The DSP consumes only 10 muW at 0.9-V single supply, and occupies 0.3 mm2 with gate count of 10k using 0.18-mum CMOS process

[1] Hoi-Jun Yoo,et al. An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip , 2006 .

[2] F. Serra-Graells,et al. A true-1-V 300-/spl mu/W CMOS-subthreshold log-domain hearing-aid-on-chip , 2004, IEEE Journal of Solid-State Circuits.

[3] Hoi-Jun Yoo,et al. An energy-efficient analog front-end circuit for a sub-1V digital hearing aid chip , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[4] B.M.J. Kup,et al. A DSP-based hearing instrument IC , 1997, IEEE J. Solid State Circuits.

[5] H. Saunders,et al. Digital Signal Processing (2nd Edition) , 1988 .

[6] J Y Lee,et al. Digital envelope detector for blood pressure measurement using an oscillometric method , 2002, Journal of medical engineering & technology.

[7] Hoi-Jun Yoo,et al. A 5.1-/spl mu/W UHF RFID tag chip integrated with sensors for wireless environmental monitoring , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[8] H. Drucker,et al. Signal processing to improve intelligibility in the presence of noice for persons with a ski-slope hearing impairment , 1976 .