论文信息 - A 10-bit low-power SAR ADC with a tunable series attenuation capacitor

A 10-bit low-power SAR ADC with a tunable series attenuation capacitor

A 10-bit successive approximation analog-to-digital converter (ADC), with offset correction circuitry and a tunable series attenuation capacitor is presented for implantable biosensor applications. The ADC is designed in a standard 0.13 ¿m CMOS process technology and can operate with supply voltages down to 0.6 V. The ADC uses MOSFETs that are designed to operate in the sub-threshold region of operation. The ADC achieved sample rates of up to 500 kS/s with all 1024 codes present and an INL and DNL of 0.1009LSB and 0.1429LSB respectively. A power dissipation of 20.9 pJ/cycle was measured, while operating at 100 kS/s, with a 0.6 V supply voltage and an INL and DNL of 0.2585LSB and 0.2862LSB respectively, with all codes present. With a 1.0 V VDD, a 320 kS/s signal achieved an INL and DNL of 0.1623LSB and 0.2858LSB, respectively, with all codes present. A series attenuation capacitor is used to reduce the size of the circuit. Since processing variations can change the value of this capacitor and degrade the ADC operation, it was designed to vary between 401.7 fF to 487.5 fF using five digital input bits. Without process variations, the optimal variable capacitor code was designed to be the middle code, ¿10000¿.

L. MacEachern | L. Filipovic

[1] Doris Schmitt-Landsiedel,et al. A 0.5V, 1µW successive approximation ADC , 2002 .

[2] Kaushik Roy,et al. Ultra-low power DLMS adaptive filter for hearing aid applications , 2001, ISLPED '01.

[3] L. Wong,et al. A very low power CMOS mixed-signal IC for implantable pacemaker applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .

[5] Karim Abdelhalim,et al. A Nanowatt Successive Approximation ADC with Offset Correction for Implantable Sensor Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6] Roubik Gregorian,et al. Introduction to CMOS OP-AMPs and Comparators , 1999 .

[7] Kristofer S. J. Pister,et al. An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[8] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .

[9] Karim Abdelhalim,et al. A nanowatt ADC for ultra low power applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[10] Hai Phuong. Le,et al. Ultra-low-power variable-resolution successive approximation ADC for biomedical application , 2005 .

[11] Jens Sauerbrey,et al. A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.