A 9.9 G-10.8 Gb/s rate-adaptive clock and data-recovery with no external reference clock for WDM optical fiber transmission

A 9.9-10.8 Gb/s rate adaptive clock and data recovery circuit with 1:16 DMUX are integrated in 0.5 /spl mu/m SiGe BiCMOS. A dual-input voltage-controlled oscillator incorporates a fast and a slow tracking loop with a DC gain enhancer. The chip exhibits 2 mUIrms jitter generation and 0.45 UIpp jitter tolerance in a 4-80 MHz range. Power dissipation is 1.45 W from a 3.3 V supply.

[1]  P. Schvan,et al.  A fully integrated SiGe receiver IC for 10 Gb/s data rate , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  Behzad Razavi.  A Fully Integrated SiGe Receiver IC for 10Gb/s Data Rate , 2003 .

[3]  M. Soyuer,et al.  SiGe BiCMOS 3.3 V clock and data recovery circuits for 10 Gb/s serial transmission systems , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  B. Razavi,et al.  A 10 Gb/s CMOS clock and data recovery circuit with frequency detection , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Muneo Fukaishi,et al.  25.4 2.5GHz 4-phase Clock Generator with Scalable and No Feedback Loop Architecture , 2001 .