论文信息 - Multiprocessor consistency and synchronization thru transient cache states

Multiprocessor consistency and synchronization thru transient cache states

A transient state can be used to mark a cache lines for which an access have started, but not yet completed. It can be used to implement cache-coherence protocols for split transaction buses.

[1] Erik Hagersten,et al. Race-free interconnection networks and multiprocessor consistency , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.

[2] Mark D. Hill,et al. Implementing Sequential Consistency in Cache-Based Systems , 1990, ICPP.

[3] Kevin P. McAuliffe,et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.

[4] Leslie Lamport,et al. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs , 2016, IEEE Transactions on Computers.

[5] James R. Goodman,et al. Cache Consistency and Sequential Consistency , 1991 .

[6] Michel Dubois,et al. Correct memory operation of cache-based multiprocessors , 1987, ISCA '87.

[7] Seif Haridi,et al. Data Diffusion Machine - A Scalable Shared Virtual Memory Multiprocessor , 1988, FGCS.

[8] Anoop Gupta,et al. Performance evaluation of memory consistency models for shared-memory multiprocessors , 1991, ASPLOS IV.

[9] Arvind,et al. Two Fundamental Issues in Multiprocessing: The Dataflow Solution. , 1983 .

[10] Erik Hagersten,et al. The Cache Coherence Protocol of the Data Diffusion Machine , 1989, PARLE.

[11] James K. Archibald,et al. Cache coherence protocols: evaluation using a multiprocessor simulation model , 1986, TOCS.