Digitally assisted data converter design
暂无分享,去创建一个
[1] Geert Van der Plas,et al. A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[2] Kenneth W. Martin,et al. A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] H. Ohkubo,et al. A signal-processing CMOS image sensor using a simple analog operation , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[4] Wenbo Liu,et al. A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[5] H. Matsui,et al. A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration , 2006, IEEE Journal of Solid-State Circuits.
[6] Jieh-Tsorng Wu,et al. A 5.37mW 10b 200MS/s dual-path pipelined ADC , 2012, 2012 IEEE International Solid-State Circuits Conference.
[7] Christian Vogel,et al. A Flexible and Scalable Structure to Compensate Frequency Response Mismatches in Time-Interleaved ADCs , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Bang-Sup Song,et al. A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.
[9] Klaas Bult,et al. The Effect of Technology Scaling on Power Dissipation in Analog Circuits , 2006 .
[10] Lin He,et al. A 240mW 2.1GS/s 12b pipeline ADC using MDAC equalization , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[11] B.J. Hosticka,et al. Performance comparison of analog and digital circuits , 1985, Proceedings of the IEEE.
[12] Chung-Ming Huang,et al. A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[13] Yonina C. Eldar,et al. Innovation Rate Sampling of Pulse Streams With Application to Ultrasound Imaging , 2010, IEEE Transactions on Signal Processing.
[14] Eric A. Vittoz,et al. Future of analog in the VLSI environment , 1990, IEEE International Symposium on Circuits and Systems.
[15] Gabor C. Temes,et al. Multibit oversampled Σ-Δ A/D convertor with digital error correction , 1988 .
[16] Un-Ku Moon,et al. Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.
[17] P. Gray,et al. All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.
[18] Michael P. Flynn,et al. A "digital" 6-bit ADC in 0.25-μm CMOS , 2002 .
[19] Ying-Hsi Lin,et al. An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[20] Boris Murmann,et al. Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[21] Nan Sun,et al. A 2.9-mW 11-b 20-MS/s pipelined ADC with dual-mode-based digital background calibration , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).
[22] Fredrik Gustafsson,et al. Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[23] Matthias Frey,et al. On the Static Resolution of Digitally Corrected Analog-to-Digital and Digital-to-Analog Converters With Low-Precision Components , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Gabor C. Temes,et al. Digitally corrected multi-bit Sigma Delta data converters , 1989, IEEE International Symposium on Circuits and Systems,.
[25] Tetsuya Matsumoto,et al. A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.
[26] Boris Murmann,et al. A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[27] Michiel Steyaert,et al. Analysis of the trade-off between bandwidth, resolution, and power in /spl Delta//spl Sigma/ analog to digital converters , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).
[28] Y. Tamba,et al. A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[29] Un-Ku Moon,et al. Background digital calibration techniques for pipelined ADCs , 1997 .
[30] Boris Murmann,et al. A 12-bit 800-MS/s switched-capacitor DAC with open-loop output driver and digital predistortion , 2010, 2010 IEEE Asian Solid-State Circuits Conference.
[31] Boris Murmann,et al. Digital Domain Measurement and Cancellation of Residue Amplifier Nonlinearity in Pipelined ADCs , 2007, IEEE Transactions on Instrumentation and Measurement.
[32] D.A. Hodges,et al. All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.
[33] A. Karanicolas,et al. A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .
[34] Boris Murmann,et al. Digital correction of dynamic track-and-hold errors providing SFDR ≫ 83 dB up to fin = 470 MHz , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[35] P.J. Hurst,et al. A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.
[36] D.J. Brady,et al. Compression at the Physical Interface , 2008, IEEE Signal Processing Magazine.
[37] Michel Declercq,et al. New encoding scheme for high-speed flash ADC's , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[38] Zeljko Ignjatovic,et al. Information-Theoretic Approach to A/D Conversion , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[39] Abbas El Gamal,et al. On incremental sigma-delta modulation with optimal filtering , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[40] Kenneth W. Martin,et al. A Sample-Time Error Compensation Technique for Time-Interleaved ADC Systems , 2007, 2007 IEEE Custom Integrated Circuits Conference.
[41] Shoji Kawahito,et al. A 15b power-efficient pipeline A/D converter using non-slewing closed-loop amplifiers , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[42] Nobukazu Takai,et al. SAR ADC Algorithm with Redundancy and Digital Error Correction , 2010, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[43] Danijela Cabric,et al. A 7.4-mW 200-MS/s Wideband Spectrum Sensing Digital Baseband Processor for Cognitive Radios , 2012, IEEE Journal of Solid-State Circuits.
[44] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[45] B. Murmann,et al. A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC Using Dynamic Source Follower Residue Amplification , 2009, IEEE Journal of Solid-State Circuits.
[46] M El-Chammas,et al. A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2010, IEEE Journal of Solid-State Circuits.
[47] Andrea Baschirotto,et al. An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[48] Stephen H. Lewis,et al. Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[49] Patrick Satarzadeh,et al. Digital Calibration of a Nonlinear S/H , 2009, IEEE Journal of Selected Topics in Signal Processing.
[50] David A. Johns,et al. A Low-Power Capacitive Charge Pump Based Pipelined ADC , 2010, IEEE Journal of Solid-State Circuits.
[51] M. Timko,et al. A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[52] John G. Kauffman,et al. An 8.5 mW Continuous-Time $\Delta \Sigma $ Modulator With 25 MHz Bandwidth Using Digital Background DAC Linearization to Achieve 63.5 dB SNDR and 81 dB SFDR , 2011, IEEE Journal of Solid-State Circuits.
[53] Stephen H. Lewis,et al. A 10-b 20-Msample/s analog-to-digital converter , 1992 .
[54] M. Tiebout,et al. A 4GS/s 6b flash ADC in 0.13 /spl mu/m CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).
[55] Upamanyu Madhow,et al. Joint Channel and Mismatch Correction for OFDM Reception with Time-interleaved ADCs: Towards Mostly Digital MultiGigabit Transceiver Architectures , 2008, IEEE GLOBECOM 2008 - 2008 IEEE Global Telecommunications Conference.
[56] P.J. Hurst,et al. A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[57] Boris Murmann,et al. A 12-b, 30-MS/s, 2.95-mW Pipelined ADC Using Single-Stage Class-AB Amplifiers and Deterministic Background Calibration , 2012, IEEE Journal of Solid-State Circuits.
[58] S.H. Lewis,et al. An 8b 80MSample/s pipelined ADC with background calibration , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[59] Ping Chen,et al. A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[60] Boris Murmann,et al. Digital Compensation of Dynamic Acquisition Errors at the Front-End of High-Performance A/D Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.
[61] Jieh-Tsorng Wu,et al. A background comparator calibration technique for flash analog-to-digital converters , 2005 .
[62] B. Razavi,et al. A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.
[63] Song-Hee Paik,et al. A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications , 2013, IEEE Journal of Solid-State Circuits.
[64] Jan Craninckx,et al. A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.
[65] Won Namgoong,et al. A High Data-Rate Energy-Efficient Interference-Tolerant Fully Integrated CMOS Frequency Channelized UWB Transceiver for Impulse Radio , 2008, IEEE Journal of Solid-State Circuits.
[66] Krishnamurthy Soumyanath,et al. A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[67] Stephen H. Lewis,et al. Digital background calibration for memory effects in pipelined analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[68] Michael Le,et al. A 5.4GS/s 12b 500mW pipeline ADC in 28nm CMOS , 2013, 2013 Symposium on VLSI Circuits.
[69] Matthew Martin,et al. A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[70] Ya-Lun Yang,et al. A 1V 11b 200MS/s Pipelined ADC with Digital Background Calibration in 65nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[71] Chingwei Yeh,et al. Self-super-cutoff power gating with state retention on a 0.3V 0.29fJ/cycle/gate 32b RISC core in 0.13µm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[72] Marcel J. M. Pelgrom,et al. Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[73] T. C. Verster. A Method to Increase the Accuracy of Fast-Serial-Parallel Analog-to-Digital Converters , 1964, IEEE Trans. Electron. Comput..
[74] Dean Liu,et al. A 10.3GS/s 6b flash ADC for 10G Ethernet applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[75] Boris Murmann,et al. A continuous-time, jitter insensitive ΣΔ modulator using a digitally linearized Gm-C integrator with embedded SC feedback DAC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.
[76] Borivoje Nikolic,et al. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[77] J. Doernberg,et al. A 12 b 128 MSample/s ADC with 0.05 LSB DNL , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[78] Yannis Tsividis,et al. Frequency-Dynamic Range-Power , 2002 .
[79] Z. Boyacigiller,et al. An error-correcting 14b/20µs CMOS A/D converter , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[80] Michiel Steyaert,et al. Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits , 1996, Proceedings of Custom Integrated Circuits Conference.
[81] Ian Galton,et al. A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.
[82] Omid Salehi-Abari,et al. Performance trade-offs and design limitations of analog-to-information converter front-ends , 2012, 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
[83] Håkan Johansson,et al. Time-interleaved analog-to-digital converters: status and future directions , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[84] Sunghyun Park,et al. A 4-GS/s 4-bit Flash ADC in 0.18- $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.
[85] Boris Murmann,et al. LIMITS ON ADC POWER DISSIPATION , 2006 .
[86] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[87] Behzad Razavi. Problem of timing mismatch in interleaved ADCs , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[88] Stephen H. Lewis,et al. A Digitally Corrected 5-mW 2-MS/s SC $\Delta\Sigma$ ADC in 0.25- $\mu$m CMOS With 94-dB SFDR , 2011, IEEE Journal of Solid-State Circuits.
[89] A. Montijo,et al. A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[90] Robert H. M. van Veldhoven,et al. A 14 bit 200 MS/s DAC With SFDR >78 dBc, IM3 < -83 dBc and NSD <-163 dBm/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping , 2011, IEEE Journal of Solid-State Circuits.
[91] Wenbo Liu,et al. Time-Interleaved Analog-to-Digital Conversion With Online Adaptive Equalization , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[92] A. Zhu,et al. Dynamic Deviation Reduction-Based Volterra Behavioral Modeling of RF Power Amplifiers , 2006, IEEE Transactions on Microwave Theory and Techniques.
[93] Paul Voois,et al. A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.
[94] Ian Galton. Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .
[95] Andrew Morgan,et al. A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration , 2010, IEEE Journal of Solid-State Circuits.
[96] Behzad Razavi,et al. A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.
[97] P.J. Hurst,et al. A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration , 2004, IEEE Journal of Solid-State Circuits.
[98] David I. Bergman,et al. Phase-plane-derived distortion modeling of a fast and accurate digitizing sampler , 2005, IEEE Transactions on Instrumentation and Measurement.
[99] E. Iroaga,et al. A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling , 2007, IEEE Journal of Solid-State Circuits.
[100] W. N. Jenkins. A simple analogue to digital converter with non-linearity compensation , 1960 .