Automatic generation of geometrically parameterized reduced order models for integrated spiral RF-inductors

We describe an approach to generating low-order models of spiral inductors that accurately capture the dependence on both frequency and geometry (width and spacing) parameters. The approach is based on adapting a multiparameter Krylov-subspace based moment matching method to reducing an integral equation for the three dimensional electromagnetic behavior of the spiral inductor. The approach is demonstrated on a typical on-chip rectangular inductor.

[1]  A. Ruehli.  Equivalent Circuit Models for Three-Dimensional Multiconductor Systems , 1974 .

[2]  W. T. Weeks,et al.  Resistive and inductive skin effect in rectangular conductors , 1979 .

[3]  R. Saleh.  FastCap : A Multipole Accelerated 3-D Capacitance Extraction Program , 1991 .

[4]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[5]  P. Dooren,et al.  Asymptotic Waveform Evaluation via a Lanczos Method , 1994 .

[6]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[7]  Stable and efficient reduction of substrate model networks using congruence transforms , 1995, ICCAD.

[8]  Andrew T. Yang,et al.  Stable and efficient reduction of substrate model networks using congruence transforms , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  Eli Chiprout,et al.  Efficient full-wave electromagnetic analysis via model-order reduction of fast integral transforms , 1996, DAC '96.

[10]  Mattan Kamon,et al.  FastPep: a fast parasitic extraction program for complex three-dimensional geometries , 1997, ICCAD 1997.

[11]  I. Elfadel,et al.  A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks , 1997, ICCAD 1997.

[12]  Lawrence T. Pileggi,et al.  Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Eric James Grimme,et al.  Krylov Projection Methods for Model Reduction , 1997 .

[14]  Jacob K. White,et al.  Automatic generation of accurate circuit models of 3-D interconnect , 1998 .

[15]  Mattan Kamon.  Fast parasitic extraction and simulation of three-dimensional interconnect via quasistatic analysis , 1998 .

[16]  Mattan Kamon,et al.  A mixed nodal-mesh formulation for efficient extraction and passive reduced-order modeling of 3D interconnects , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[17]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[18]  J. Eric Bracken,et al.  Characterization of electromagnetic devices via reduced-order models , 1999 .

[19]  Andreas C. Cangellaris,et al.  Passive reduced-order modeling of electromagnetic systems , 1999 .

[20]  Mattan Kamon,et al.  A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1999 .

[21]  Kyle A. Gallivan,et al.  A method for generating rational interpolant reduced order models of two-parameter linear systems , 1999 .

[22]  Ying Liu,et al.  Model order-reduction of RC(L) interconnect including variational analysis , 1999, DAC '99.

[23]  Alberto L. Sangiovanni-Vincentelli,et al.  Techniques for including dielectrics when extracting passive low-order models of high speed interconnect , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[24]  L. Daniel,et al.  Using conduction modes basis functions for efficient electromagnetic analysis of on-chip and off-chip interconnect , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[25]  Alberto L. Sangiovanni-Vincentelli,et al.  Using conduction modes basis functions for efficient electromagnetic anaysis of on-chip and off-chip interconnect , 2001, DAC '01.

[26]  Massoud Pedram,et al.  Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[27]  Jacob K. White,et al.  Geometrically parameterized interconnect performance models for interconnect synthesis , 2002, ISPD '02.

[28]  D. Rovas,et al.  Reliable Real-Time Solution of Parametrized Partial Differential Equations: Reduced-Basis Output Bound Methods , 2002 .