0.5 V Supply Voltage Operation of In 0.65 Ga 0.35 As/GaAs 0.4 Sb 0.6 Tunnel FET

In this letter, we demonstrate using fast current-voltage measurements, low switching slope of 64 mV/decade over a drain current range between $10^{\mathrm {\mathbf {-3}}}$ and $2 \times 10^{\mathrm {\mathbf {-2}}} \mu $ A/ $\mu $ m in staggered-gap In0.65Ga0.35As/GaAs0.4Sb0.6 tunneling field-effect transistors (TFETs) at $\mathrm{V}_{\mathrm {\mathbf {DS}}}\,=\,0.5$ V. This is achieved through a combination of low damage mesa sidewall etch and improvement in electrical quality of the high- $\kappa $ gate-stack. Benchmarking our results against experimentally demonstrated TFETs, we conclude that, the staggered-gap TFETs are capable of achieving simultaneously high drive current and low switching slope.

[1]  Metallization-induced damage in III–V semiconductors , 1998 .

[2]  Gerhard Klimeck,et al.  Performance comparisons of tunneling field-effect transistors made of InSb, Carbon, and GaSb-InAs broken gap heterostructures , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Y. Chen,et al.  $\hbox{In}_{0.7}\hbox{Ga}_{0.3}\hbox{As}$ Tunneling Field-Effect Transistors With an $I_{\rm on}$ of 50 $\mu\hbox{A}/\mu\hbox{m}$ and a Subthreshold Swing of 86 mV/dec Using $\hbox{HfO}_{2}$ Gate Oxide , 2010, IEEE Electron Device Letters.

[4]  T. Mayer,et al.  Temperature-Dependent – Characteristics of a Vertical Tunnel FET , 2010 .

[5]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[6]  Ian A. Young,et al.  Comparison of performance, switching energy and process variations for the TFET and MOSFET in logic , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[7]  J. Fastenau,et al.  Demonstration of MOSFET-like on-current performance in arsenide/antimonide tunnel FETs with staggered hetero-junctions for 300mV logic applications , 2011, 2011 International Electron Devices Meeting.

[8]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[9]  M. Rodwell,et al.  Influence of gate metallization processes on the electrical characteristics of high-k/In0.53Ga0.47As interfaces , 2011 .

[10]  S. Datta,et al.  Self-aligned gate nanopillar In0.53Ga0.47As vertical tunnel transistor , 2011, 69th Device Research Conference.

[11]  J. Fastenau,et al.  Barrier-Engineered Arsenide–Antimonide Heterojunction Tunnel FETs With Enhanced Drive Current , 2012, IEEE Electron Device Letters.

[12]  C. Auth,et al.  A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[13]  Suman Datta,et al.  Role of InAs and GaAs terminated heterointerfaces at source/channel on the mixed As-Sb staggered gap tunnel field effect transistor structures grown by molecular beam epitaxy , 2012 .

[14]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.

[15]  Lars Samuelson,et al.  Tunnel field-effect transistors based on InP-GaAs heterostructure nanowires. , 2012, ACS nano.

[16]  S. Datta,et al.  Demonstration of improved heteroepitaxy, scaled gate stack and reduced interface states enabling heterojunction tunnel FETs with high drive current and high on-off ratio , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[17]  O. Faynot,et al.  Strained tunnel FETs with record ION: first demonstration of ETSOI TFETs with SiGe channel and RSD , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[18]  S. Datta,et al.  Tunnel transistors for energy efficient computing , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[19]  Influence of plasma-based in-situ surface cleaning procedures on HfO2/In0.53Ga0.47As gate stack properties , 2013 .

[20]  S. Datta,et al.  Impact of Transistor Architecture (Bulk Planar, Trigate on Bulk, Ultrathin-Body Planar SOI) and Material (Silicon or III–V Semiconductor) on Variation for Logic and SRAM Applications , 2013, IEEE Transactions on Electron Devices.

[21]  P. Hurley,et al.  An investigation of capacitance-voltage hysteresis in metal/high-k/In0.53Ga0.47As metal-oxide-semiconductor capacitors , 2013 .