Look-Ahead Dynamic Threshold Voltage Control Scheme for Improving Write Margin of SOI-7T-SRAM

Instability of SRAM memory cells derived from aggressive technology scaling has been recently one of the most significant issues. Although a 7T-SRAM cell with an area-tolerable separated read port improves read margins even at sub-1V, it unfortunately results in degradation of write margins. In order to assist the write operation, we address a new memory cell employing a look-ahead body-bias which dynamically controls the threshold voltage. Simulation results have shown improvement in both the write margins and access time without increasing the leakage power derived from the body-bias.

[1]  H. Yamauchi,et al.  A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[3]  T. Iwamatsu,et al.  Impact of 0.10 /spl mu/m SOI CMOS with body-tied hybrid trench isolation structure to break through the scaling crisis of silicon technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[4]  Y. Ohji,et al.  Impact of actively body-bias controlled (ABC) SOI SRAM by using direct body contact technology for low-voltage application , 2003, IEEE International Electron Devices Meeting 2003.

[5]  H. Shinohara,et al.  A 64Kb full CMOS RAM with divided word line structure , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  J. Miyakoshi,et al.  A Vth-Variation-Tolerant SRAM with 0.3-V Minimum Operation Voltage for Memory-Rich SoC Under DVS Environment , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[7]  N. Vallepalli,et al.  A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.