Silicon-gate n-well CMOS process by full ion-implantation technology

A silicon-gate n-well CMOS process for an application of digital circuits operated by TTL compatible supply voltage was developed. Full ion-implantation technology, a new photolithography technique, n+-doped polysilicon gate which contain no boron impurities, and thin gate oxide of 65 nm can realize CMOS circuits of 2-µm gate length. Average impurity concentrations measured from substrate bias effect of MOSFET's and junction depth are in good agreement with those expected from impurity profiles calculated by a simple diffusion theory. So, the process design for CMOS circuits operated by any supply voltage is possible, by adjusting threshold voltages. The process can easily be extended to n-MOS/CMOS process (E/D MOS and CMOS on the same chip), if a photomask to fabricate depletion-type n-MOSFET's is provided.

[1]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[2]  B. Hoefflinger,et al.  A compatible NMOS, CMOS metal gate process , 1978, IEEE Transactions on Electron Devices.

[3]  H. C. Poon,et al.  DC Model for short-channel IGFET's , 1973 .

[4]  R.H. McCharles,et al.  CMOS process for high-performance analog LSI , 1976, 1976 International Electron Devices Meeting.

[5]  K. Tsuji,et al.  A 2K×8-bit static RAM , 1978, 1978 International Electron Devices Meeting.

[6]  H. Yamamoto,et al.  A high-speed NMOS/CMOS single-chip 16-bit microprocessor , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  J. Lowney,et al.  The use of Fick's law in modeling diffusion processes , 1980, IEEE Transactions on Electron Devices.