On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes
暂无分享,去创建一个
David Z. Pan | Yier Jin | Kaveh Shamsi | Meng Li | Travis Meade | D. Pan | Yier Jin | M. Li | Kaveh Shamsi | Travis Meade
[1] Ashish Tiwari,et al. Reverse Engineering Digital Circuits Using Structural and Functional Analyses , 2014, IEEE Transactions on Emerging Topics in Computing.
[2] Jeyavijayan Rajendran,et al. Security analysis of Anti-SAT , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).
[3] Jeyavijayan Rajendran,et al. Security analysis of integrated circuit camouflaging , 2013, CCS.
[4] Jarrod A. Roy,et al. EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.
[5] Giorgio Di Natale,et al. A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).
[6] Bart Selman,et al. A New Approach to Model Counting , 2005, SAT.
[7] Ronald P. Cocchi,et al. Circuit camouflage integration for hardware IP protection , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[8] Philipp Jovanovic,et al. Algebraic attacks using SAT-solvers , 2010, Groups Complex. Cryptol..
[9] Joseph Zambreno,et al. Preventing IC Piracy Using Reconfigurable Logic Barriers , 2010, IEEE Design & Test of Computers.
[10] Domenic Forte,et al. Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks , 2017, CHES.
[11] Siddharth Garg,et al. Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes , 2015, NDSS.
[12] Ankur Srivastava,et al. Anti-SAT: Mitigating SAT Attack on Logic Locking , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Ozgur Sinanoglu,et al. TTLock: Tenacious and traceless logic locking , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[14] David D. Lewis,et al. Heterogeneous Uncertainty Sampling for Supervised Learning , 1994, ICML.
[15] Colin McDiarmid,et al. Small transversals in hypergraphs , 1992, Comb..
[16] Jeyavijayan Rajendran,et al. Removal Attacks on Logic Locking and Camouflaging Techniques , 2020, IEEE Transactions on Emerging Topics in Computing.
[17] Meng Li,et al. Provably Secure Camouflaging Strategy for IC Protection , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Ankur Srivastava,et al. Mitigating SAT Attack on Logic Locking , 2016, CHES.
[19] Andrey Bogdanov,et al. PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.
[20] Ramesh Karri,et al. On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Hai Zhou,et al. Double DIP: Re-Evaluating Security of Logic Encryption Algorithms , 2017, ACM Great Lakes Symposium on VLSI.
[22] H.-S. Philip Wong,et al. TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[23] Jeyavijayan Rajendran,et al. Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.
[24] Jeyavijayan Rajendran,et al. Is split manufacturing secure? , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[25] Hai Zhou. A Humble Theory and Application for Logic Encryption , 2017, IACR Cryptol. ePrint Arch..
[26] Ozgur Sinanoglu,et al. SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[27] Meng Li,et al. Cyclic Obfuscation for Creating SAT-Unresolvable Circuits , 2017, ACM Great Lakes Symposium on VLSI.
[28] Jeyavijayan Rajendran,et al. Provably-Secure Logic Locking: From Theory To Practice , 2017, CCS.
[29] Yier Jin,et al. Hardware Security Challenges Beyond CMOS: Attacks and Remedies , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[30] Noga Alon,et al. Transversal numbers of uniform hypergraphs , 1990, Graphs Comb..
[31] Brandon Wang,et al. Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[32] Sayak Ray,et al. Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).
[33] Jeyavijayan Rajendran,et al. CamoPerturb: Secure IC camouflaging for minterm protection , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[34] Houman Homayoun,et al. Hybrid STT-CMOS designs for reverse-engineering prevention , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[35] Csilla Bujtás,et al. Transversals and domination in uniform hypergraphs , 2012, Eur. J. Comb..
[36] Jeyavijayan Rajendran,et al. Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.
[37] M. Tehranipoor,et al. Hardware Trojans: Lessons Learned after One Decade of Research , 2016, TODE.
[38] Takeshi Fujino,et al. Diffusion Programmable Device : The device to prevent reverse engineering , 2014, IACR Cryptol. ePrint Arch..
[39] Leslie G. Valiant,et al. A general lower bound on the number of examples needed for learning , 1988, COLT '88.