论文信息 - A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator

A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator

To accomplish timing recovery/synthesis in high-speed communication systems, a 24-b numerically controlled oscillator (NCO) IC using a circuit design technique called true single-phase clock (TSPC) pipelined CMOS has been fabricated in a standard 1.2- mu m CMOS process. The device achieves a maximum tested input clock rate of 700 MHz, which results in an output frequency tuning range from DC up to 350 MHz with a 41.7-Hz tuning resolution and a peak-to-peak phase jitter of 1.4 ns. The 1.7-mm*1.7-mm IC dissipates 850 mW with a single 5-V supply, which is substantially lower than similar ECL and GaAs devices. >

H. Samueli | Jiren Yuan | C. Svensson | F. Lu

[1] B. Gold,et al. A digital frequency synthesizer , 1971 .

[2] M. Thompson. Low-latency, high-speed numerically controlled oscillator using progression-of-states technique , 1992 .

[3] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .

[4] Hans-Martin Rein,et al. Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilities , 1990 .

[5] S. Mori,et al. A digital frequency synthesizer with a phase accumulator , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[6] H. Samueli,et al. A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .