Ultra-flexible, layout-enabled field plates for HV transistor integration in SOI-based CMOS

Field plates are commonly used to enhance the performance of high voltage devices and to improve the trade-off between breakdown voltage and specific on-resistance, but they typically require dedicated extra process steps. This paper presents a novel concept of field plate implementation in baseline SOI-CMOS by means of a smart layout without extra processing steps. Such layout-enabled field plates are experimentally demonstrated in a 130 nm SOI-CMOS process, showing a breakdown voltage up to 60 V (3-4x improvement compared to a traditional extended-drain MOSFET). These layout-enabled field plates allow an ultimate flexibility in device optimization, e.g. for multiple voltage domains, robust safe-operating-area and high-frequency power switching.

[1]  T. Uesugi,et al.  A concept of SOI RESURF lateral devices with striped trench electrodes , 2005, IEEE Transactions on Electron Devices.

[2]  S. Merchant,et al.  Analytical model for the electric field distribution in SOI RESURF and TMBS structures , 1999 .

[3]  C. Contiero,et al.  Progress in power ICs and MEMS, "analog" technologies to interface the real world , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[4]  M. Swanenberg,et al.  Advanced 100V, 0.13 gm BCD process for next generation automotive applications , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.