Towards Autonomous Scalable Integrated Systems

The evolution of silicon integration capabilities has, for several decades, been pushing the limits of complexity management. In the nanotechnology era, billions of transistors can be assembled to form high-performance systems with varied functionalities. Today we could say that we connect processors for MPSoC design, just as we once assembled transistors for SoC. The building block has evolved and a concomitant paradigm shift is taking place. Indeed, the intrinsic capacity of a processor goes far beyond simply acting as a switch. A processor is indeed capable of controlling a system and performing complex calculations. The assembly of hundreds of elements offers new prospects, such as ambient intelligence or chip cloud computing. In this chapter, we analyze scalability in terms of functionality, technology and structure, and propose a general autonomous integrated system model. We then develop our approach to encompass distributed MPSoC systems. Self-adaptability, at the core of the evolution towards autonomous computing, is illustrated through several contributions aimed at compensating for technology, applicative and environmental variability phenomena. Finally, a macroscopic example of a multi-agent bio-inspired approach shows what we believe to be the future of integrated systems.

[1]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[2]  Fabien Clermidy,et al.  Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC , 2008 .

[3]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[4]  Tajana Simunic,et al.  Temperature-aware MPSoC scheduling for reducing hot spots and gradients , 2008, 2008 Asia and South Pacific Design Automation Conference.

[5]  Mehrdad Nourani,et al.  Testing On-Die Process Variation in Nanometer VLSI , 2006, IEEE Design & Test of Computers.

[6]  Margaret Martonosi,et al.  Techniques for Multicore Thermal Management: Classification and New Exploration , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[7]  Radu Marculescu,et al.  Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[8]  Sanjay Pant,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.

[9]  Soraya Ghiasi,et al.  A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Michel Robert,et al.  HS-Scale: a Hardware-Software Scalable MP-SOC Architecture for embedded Systems , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[11]  Yoav Shoham.  Agent-Oriented Programming , 1993, Artif. Intell..

[12]  H. Corporaal,et al.  Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management , 2006, 2006 International Symposium on System-on-Chip.

[13]  Tughrul Arslan,et al.  IEEE Computer Society 2004 Annual Symposium on VLSI (ISVLSI'04) , 2004 .

[14]  Tajana Rosing,et al.  Temperature aware task scheduling in MPSoCs , 2007 .

[15]  E. Beigne,et al.  An innovative timing slack monitor for variation tolerant circuits , 2009, 2009 IEEE International Conference on IC Design and Technology.

[16]  E. Beigne,et al.  On-chip timing slack monitoring , 2009, 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC).

[17]  Luca Benini,et al.  Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization , 2008, 2008 Design, Automation and Test in Europe.

[18]  L. Benini,et al.  Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.

[19]  David Blaauw,et al.  Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[20]  Marco Tomassini,et al.  Phylogeny, Ontogeny, and Epigenesis: Three Sources of Biological Inspiration for Softening Hardware , 1996, ICES.

[21]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[22]  Fabien Clermidy,et al.  A Game-Theoretic Approach for Run-Time Distributed Optimization on MP-SoC , 2008, Int. J. Reconfigurable Comput..

[23]  Jorge J. Gómez-Sanz,et al.  Complex Systems and Agent-Oriented Software Engineering , 2008, EEMMAS.

[24]  Gilles Sassatelli.  Bio-inspired Systems: Self-adaptability from Chips to Sensor-network Architectures , 2009, ERSA.

[25]  Shekhar Y. Borkar,et al.  Thousand Core ChipsA Technology Perspective , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[26]  Yusuf Leblebici,et al.  Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[27]  Matheus T. Moreira,et al.  Hermes-GLP: A GALS Network on Chip Router with Power Control Techniques , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[28]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[29]  Stephen P. Boyd,et al.  Temperature-aware processor frequency assignment for MPSoCs using convex optimization , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[30]  Michel Robert,et al.  Application Case Studies on HS-Scale, a MP-SOC for Embbeded Systems , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[31]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[32]  Ira Krepchin,et al.  Texas Instruments Inc. , 1963, Nature.

[33]  Alfred L. Crouch,et al.  A Production IR-Drop Screen on a Chip , 2007, IEEE Design & Test of Computers.

[34]  Agostino Poggi,et al.  Developing Multi-agent Systems with JADE , 2007, ATAL.

[35]  Yusuf Leblebici,et al.  On-Line Global Energy Optimization in Multi-Core Systems Using Principles of Analog Computation , 2006 .

[36]  Fabien Clermidy,et al.  Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[37]  Sanyou Zeng,et al.  Evolvable Systems: From Biology to Hardware, 7th International Conference, ICES 2007, Wuhan, China, September 21-23, 2007, Proceedings , 2007, ICES.

[38]  Andres Upegui,et al.  BAF: A Bio-Inspired Agent Framework for Distributed Pervasive Applications , 2008, GEM.

[39]  D. Marculescu,et al.  Speed and voltage selection for GALS systems based on voltage/frequency islands , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[40]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[41]  Fabien Clermidy,et al.  An asynchronous NOC architecture providing low latency service and its multi-level design framework , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[42]  H. Corporaal,et al.  Design-Time Application Exploration for MP-SoC Customized Run-Time Management , 2005, 2005 International Symposium on System-on-Chip.

[43]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.