Switched-capacitor decimation and interpolation circuits

Novel switched-capacitor decimation and interpolation circuits are described. The decimator can function as an input stage, the interpolator as an output stage in a filter system. This allows the use of differing clock rates in the various stages of the system, which in turn can result in simpler antialiasing requirements, more practical element values and lower sensitivities for the individual filters in the system.