Computer-Aided Design for VLSl Circuit Manufacturability

[1]  Jacques Benkoski,et al.  Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[2]  Andrzej J. Strojwas,et al.  Design for Manufacturability and Yield , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Ping Yang,et al.  SIERRA: a 3-D device simulator for reliability modeling , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Wojciech Maly.  Feasibility of Large Area Integrated Circuits , 1989 .

[5]  Brian J. Mulvaney,et al.  PEPPER-a process simulator for VLSI , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[8]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[9]  M. A. Styblinski,et al.  Yield optimization for nondifferentiable density functions using convolution techniques , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  C. Kooperberg,et al.  Circuit layout and yield , 1988, IEEE J. Solid State Circuits.

[11]  K. Garwacki.  Extraction of BJT model parameters using optimization method , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Wojciech Maly,et al.  A circuit breaker for redundant IC systems , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[13]  Andrzej J. Strojwas,et al.  Statistical process simulation for CAD/CAM , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[14]  A. J. Strojwas.  The process engineer's workbench , 1988 .

[15]  Siegfried Selberherr,et al.  Two-dimensional modeling of ion implantation induced point defects , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Francisco A. Leon.  Numerical modeling of glass flow and spin-on planarization , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Robert W. Dutton,et al.  Methodology for submicron device model development , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Robert W. Dutton,et al.  The efficient simulation of coupled point defect and impurity diffusion , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Bruno Riccò,et al.  MOS2: an efficient MOnte Carlo Simulator for MOS devices , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Andrzej J. Strojwas,et al.  Realistic Yield Simulation for VLSIC Structural Failures , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Andrzej J. Strojwas,et al.  A Methodology for Optimal Test Structure Design for Statistical Process Characterization and Diagnosis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Randal E. Bryant,et al.  Boolean Analysis of MOS Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Hiroo Masuda,et al.  A Two-Dimensional Integrated Process Simulator: SPIRIT-I , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Akemi Moniwa,et al.  A Three-Dimensional Photoresist Imaging Process Simulator for Strong Standing-Wave Effect Environment , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[26]  Andrzej J. Strojwas,et al.  A Statistical Design Rule Developer , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  C. Stapper.  Yield statistics for large area ICs , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[29]  Charles F. Hawkins,et al.  Reliability and Electrical Properties of Gate Oxide Shorts in CMOS ICs , 1986, ITC.

[30]  Sani R. Nassif,et al.  A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  J. P. Spoto,et al.  Statistical Integrated Circuit Design and Characterization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Costas J. Spanos,et al.  Parameter Extraction for Statistical IC Process Characterization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[33]  Andrzej J. Strojwas.  The CMU-CAM System , 1985, IEEE Design & Test of Computers.

[34]  Hiroo Masuda,et al.  Three-Dimensional Device Simulator CADDETH with Highly Convergent Matrix Solution Algorithms , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[35]  Charles L. Wilson,et al.  Accurate current calculation in two-dimensional MOSFET models , 1985, IEEE Transactions on Electron Devices.

[36]  Randolph E. Bank,et al.  Transient simulation of silicon devices and circuits , 1985, IEEE Transactions on Electron Devices.

[37]  Dimitri A. Antoniadis,et al.  A boundary integral equation approach to oxidation modeling , 1985, IEEE Transactions on Electron Devices.

[38]  Siegfried Selberherr,et al.  Simulation of critical IC-fabrication steps , 1985, IEEE Transactions on Electron Devices.

[39]  Duane S. Boning,et al.  MASTIF (MIT Analysis and Simulation Tools for IC Fabrication) - A Workstation Approach to Fabrication Process Design, , 1985 .

[40]  K. Lee,et al.  SIMPL-2 (SIMulated Profiles from the Layout-Version 2) , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[41]  E. A. Valsamakis.  Generator for a custom statistical bipolar transistor model , 1985 .

[42]  C. Stapper.  The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions , 1985 .

[43]  Andrzej J. Strojwas,et al.  A Pattern Recognition Based Method for IC Failure Analysis , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  Y. Aoki,et al.  CASTAM: A process variation analysis simulator for MOS LSI's , 1984, IEEE Transactions on Electron Devices.

[45]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[46]  Robert W. Atherton.  The Application of Control Theory to the Automation of I.C. Manufacturing: Progress and Problems , 1984, 1984 American Control Conference.

[47]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[48]  S. Selberherr.  Analysis and simulation of semiconductor devices , 1984 .

[49]  Sani R. Nassif,et al.  FABRICS II: A Statistically Based IC Fabrication Process Simulator , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[50]  T. W. Griswold,et al.  Pinhole array capacitor for oxide integrity analysis , 1983 .

[51]  R.W. Dutton,et al.  VLSI Process modeling—SUPREM III , 1983, IEEE Transactions on Electron Devices.

[52]  D.L. Scharfetter,et al.  General optimization and extraction of IC device model parameters , 1983, IEEE Transactions on Electron Devices.

[53]  H. H. Hansen,et al.  FEDSS—Finite-element diffusion-simulation system , 1983, IEEE Transactions on Electron Devices.

[54]  B. Penumalli,et al.  A comprehensive two-dimensional VLSI process simulation program, BICEPS , 1983, IEEE Transactions on Electron Devices.

[55]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[56]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[57]  Michael A. Wesley,et al.  OYSTER: A Study of Integrated Circuits as Three Dimensional Structures , 1983, IBM J. Res. Dev..

[58]  Ping Yang,et al.  STATISTICAL MODELING FOR EFFICIENT PARAMETRIC YIELD ESTIMATION , 1983 .

[59]  A.R. Neureuther,et al.  IC process modeling and topography design , 1983, Proceedings of the IEEE.

[60]  Frank Thomson Leighton,et al.  Wafer-scale integration of systolic arrays , 1982, 23rd Annual Symposium on Foundations of Computer Science (sfcs 1982).

[61]  K. Doganis,et al.  Optimized Extraction of MOS Model Parameters , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[62]  Andrzej J. Strojwas,et al.  Statistical Simulation of the IC Manufacturing Process , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[63]  C. C. Timoc,et al.  Test chips for custom ICs - Six kinds of test structures , 1982 .

[64]  S.G. Chamberlain,et al.  Three-dimensional simulation of VLSI MOSFET's: The three-dimensional simulation program WATMOS , 1982, IEEE Transactions on Electron Devices.

[65]  D.W. Greve,et al.  Programming mechanism of polysilicon resistor fuses , 1982, IEEE Transactions on Electron Devices.

[66]  K. Antreich,et al.  Design centering by yield prediction , 1982 .

[67]  K. Singhal,et al.  Statistical design centering and tolerancing using parametric sampling , 1981 .

[68]  C. H. Stapper.  Comments on “some considerations in the formulation of IC yield statistics” , 1981 .

[69]  Andrzej J. Strojwas,et al.  Fabrication based statistical design of monolithic IC's , 1981 .

[70]  B. Penumalli,et al.  Process simulation in two dimensions , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[71]  Martin G. Buehler.  The Use of Electrical Test Structure Arrays for Integrated Circuit Process Evaluation , 1980 .

[72]  T. Scott,et al.  An interactive linear programming approach to model parameter fitting and worst case circuit design , 1980 .

[73]  S. Selberherr,et al.  MINIMOS - A Two-Dimensional MOS Transistor Analyzer , 1980, IEEE Journal of Solid-State Circuits.

[74]  H. Ryssel,et al.  Simulation of doping processes , 1980, IEEE Transactions on Electron Devices.

[75]  K. S. Tahim,et al.  A radial exploration approach to manufacturing yield estimation and design centering , 1979 .

[76]  R.P. Cenker,et al.  A fault-tolerant 64K dynamic random-access memory , 1979, IEEE Transactions on Electron Devices.

[77]  R. Dutton,et al.  Models for computer simulation of complete IC fabrication process , 1979, IEEE Transactions on Electron Devices.

[78]  A. Neureuther,et al.  A general simulator for VLSI lithography and etching processes: Part I—Application to projection lithography , 1979, IEEE Transactions on Electron Devices.

[79]  Bruno O. Shubert,et al.  Random variables and stochastic processes , 1979 .

[80]  J. Bandler,et al.  Optimal centering, tolerancing, and yield determination via updated approximations and cuts , 1978 .

[81]  J. Bernard.  The IC yield problem: A tentative analysis for MOS/SOS circuits , 1978, IEEE Transactions on Electron Devices.

[82]  Robert W. Dutton,et al.  SUPREM II -- A Program for IC Process Modeling and Simulation. , 1978 .

[83]  R.W. Dutton,et al.  Correlation of fabrication process and electrical device parameter variations , 1977, 1976 International Electron Devices Meeting.

[84]  C.P. Wu,et al.  Redistribution of ion-implanted impurities in silicon during diffusion in oxidizing ambients , 1976, IEEE Transactions on Electron Devices.

[85]  John W. Bandler,et al.  Worst Case Network Tolerance Optimization , 1975 .

[86]  R. M. Warner.  Applying a composite model to the IC yield problem , 1974 .

[87]  J. Prince,et al.  Diffusion of Boron from Implanted Sources under Oxidizing Conditions , 1974 .

[88]  John W. Bandler,et al.  Optimization Methods for Computer-Aided Design , 1969 .

[89]  R. B. Seeds,et al.  Yield and cost analysis of bipolar LSI , 1968 .

[90]  J. W. Lathrop,et al.  A discretionary wiring system as the interface between design automation and semiconductor array manufacture , 1967 .

[91]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[92]  B. T. Murphy,et al.  Cost-size optima of monolithic integrated circuits , 1964 .

[93]  R. R. O'Brien,et al.  A Statistical Approach to the Design of Diffused Junction Transistors , 1964, IBM J. Res. Dev..

[94]  D. R. Cox,et al.  Planning of Experiments , 1959 .