Reduction of coupling effects by optimizing the 3-D configuration of the routing grid

In this brief, we propose a new physical design technique for a subquarter micrometer system-on-a-chip (SoC). By optimizing the individual layer's routing grid space, coupling effects such as crosstalk noise, crosstalk-induced delay variations, and coupling power consumption are almost eliminated with little runtime penalty. Experiments are performed on the design of an image processing circuit using a subquarter micron CMOS process with multilayer interconnects. Simply by employing our proposed technique, the maximum delay and the power consumption can be decreased simultaneously by up to 15% and 10%, respectively, without any other process improvements.

[1]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[2]  Andrew B. Kahng,et al.  Noise and delay uncertainty studies for coupled RC interconnects , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[3]  Jason Cong,et al.  Global interconnect sizing and spacing with consideration of coupling capacitance , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[4]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[5]  Chong-Min Kyung,et al.  Reducing cross-coupling among interconnect wires in deep-submicron datapath design , 1999, DAC '99.

[6]  Michael Snyder,et al.  A 450-MHz RISC microprocessor with enhanced instruction set and copper interconnect , 1999 .

[7]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[8]  Andrew B. Kahng,et al.  Interconnect tuning strategies for high-performance ICs , 1998, DATE.

[9]  Lawrence T. Pileggi,et al.  Calculating worst-case gate delays due to dominant capacitance coupling , 1997, DAC.

[10]  Christer Svensson,et al.  Noise in digital dynamic CMOS circuits , 1994 .

[11]  Hiroto Yasuura,et al.  A bus delay reduction technique considering crosstalk , 2000, DATE '00.

[12]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[13]  Charles J. Alpert,et al.  Buffer insertion for noise and delay optimization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  Robert K. Brayton,et al.  A novel VLSI layout fabric for deep sub-micron applications , 1999, DAC '99.

[15]  Uming Ko,et al.  A repeater optimization methodology for deep sub-micron, high-performance processors , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[16]  James D. Z. Ma,et al.  Formulae and applications of interconnect estimation considering shield insertion and net ordering , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[17]  Sujit Dey,et al.  Modeling and minimization of interconnect energy dissipation in nanometer technologies , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[18]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[19]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.