An 80 ns 1 Mbit MASK ROM with a new memory cell

A high-speed 1-Mb MASK ROM incorporating a new through-hole programmed memory cell, named THOLE CELL, and a full CMOS static sense amplifier is described. The ROM has been fabricated using a double-polysilicon p-well CMOS technology. As a result of achieving a compact ROM cell that is as small as 5.2-/spl times/6.4 /spl mu/m/SUP 2/, even with relatively conservative 2.0 /spl mu/m design rules, a small die size of 7.08/spl times/7.7 mm/SUP 2/ is realized. The ROM organization is 128K/spl times/8 bit and has a typical access time of 80 ns. A typical active current of 8 mA is achieved, in spite of the fully static system. This ROM offers high speed and low power characteristics, while achieving small die size and short turnaround time.

[1]  H. Kawamoto,et al.  A 1Mb ROM with on chip ECC for yield enhancement , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  F. Masuoka,et al.  A high speed 2k × 8 bit NMOS static RAM with a new double poly-Si gate memory cell process , 1980, 1980 International Electron Devices Meeting.