A compact, high-gain Q-band stacked power amplifier in 45nm SOI CMOS with 19.2dBm Psat and 19% PAE

We present a compact, high-gain power amplifier (PA) that achieves high power and high output impedance through a 4-stacked architecture. By proper adjustment of device sizes and bias voltages, the optimum load impedance for maximum Psat is moved close to 50Ohm which eliminates the need for an output matching network. The single-stage PA exhibits a high gain of 16 dB which is more than twice the gain of previously reported PAs and 19.2dBm Psat and 19% PAE which are comparable to the state-of-the-art CMOS PAs at Q-band. The very compact area of 0.09 mm2 and the high gain makes this design a suitable unit PA to be used for further parallel power combining to reach Watt levels of output power.

[1]  Sorin P. Voinigescu,et al.  A 45nm SOI CMOS Class-D mm-Wave PA with >10Vpp differential swing , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Harish Krishnaswamy,et al.  High power, high efficiency stacked mmWave Class-E-like power amplifiers in 45nm SOI CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[3]  P. Asbeck,et al.  A 34% PAE, 18.6dBm 42–45GHz stacked power amplifier in 45nm SOI CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Peter M. Asbeck,et al.  Analysis and Design of Stacked-FET Millimeter-Wave Power Amplifiers , 2013, IEEE Transactions on Microwave Theory and Techniques.

[5]  Lawrence Larson,et al.  A 45GHz Doherty power amplifier with 23% PAE and 18dBm output power, in 45nm SOI CMOS , 2012, 2012 IEEE/MTT-S International Microwave Symposium Digest.

[6]  D. Ricketts,et al.  74 GHz, 17.2 dBm power amplifier in 45 nm SOI CMOS , 2013 .

[7]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.