论文信息 - A power estimation model for high-speed CMOS A/D converters

A power estimation model for high-speed CMOS A/D converters

Power estimation is important for system-level exploration and trade-off analysis of VLSI systems. A power estimator for high-speed analog to digital converters that exploits information from reported designs is presented. The estimator is an analytical expression which is independent of the actual topology used and can easily be updated with new published designs. Experimental results show a good predictor accuracy of better than a factor 2.2 for most designs.

Georges G. E. Gielen | Erik Lauwers

[1] Georges Gielen,et al. High-level analog/digital partitioning in low-power signal processing applications , 1997 .

[2] Toshio Kumamoto,et al. A 10 bit 20 MS/s 3 V supply CMOS A/D converter , 1994 .

[3] Paul R. Gray,et al. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[4] Ardie G. W. Venes,et al. An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .

[5] Rudy Van De Plassche. Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[6] B. Wooley,et al. A continuously-calibrated 10 M sample/s 12 b 3.3 V ADC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7] Bang-Sup Song,et al. A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[8] I. Mehr,et al. A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1998 .

[9] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .