Modeling the Impact of Random Grain Boundary Traps on the Electrical Behavior of Vertical Gate 3-D NAND Flash Memory Devices

The 3-D stacking of multiple layers of NAND using thin-film transistor (TFT) devices is widely accepted as the next step in continuing NAND Flash scaling. Low mobility and reliability problems are two well-known concerns regarding TFT devices. However, another important implication of using TFT devices is that the Vt variation induced by randomly distributed grain boundaries degrades the array performance. In this paper, an extensive TCAD simulation was conducted to systematically investigate how grain boundary generated traps affect NAND Flash devices. Minimizing the density of grain boundary traps is crucial for array performance. In addition, optimal gate control ability reduces the impact of grain boundaries. Thus, using double gate architecture in vertical gate 3-D NAND is favorable. Furthermore, when pitch is scaled in the future, device exhibiting smaller channel thickness should be used to increase the gate control.

[1]  K. Hsieh,et al.  A highly scalable 8-layer 3D vertical-gate (VG) TFT NAND Flash using junction-free buried channel BE-SONOS device , 2010, 2010 Symposium on VLSI Technology.

[2]  Ching-Yuan Wu,et al.  A new I-V model considering the impact-ionization effect initiated by the DIGBL current for the intrinsic n-channel poly-Si TFTs , 1999 .

[3]  Chilhee Chung,et al.  Intrinsic fluctuations in Vertical NAND flash memories , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[4]  I. Wu,et al.  Physical models for degradation effects in polysilicon thin-film transistors , 1993 .

[5]  K. Hwang,et al.  Investigation of ultra thin polycrystalline silicon channel for vertical NAND flash , 2011, 2011 International Reliability Physics Symposium.

[6]  Ching-Yuan Wu,et al.  An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor , 1998 .

[7]  Bing-Yue Tsui,et al.  Modeling the variability caused by random grain boundary and trap-location induced asymmetrical read behavior for a tight-pitch vertical gate 3D NAND Flash memory using double-gate thin-film transistor (TFT) device , 2012, 2012 International Electron Devices Meeting.

[8]  Yen-Chung Lin,et al.  A novel current-scaling a-Si:H TFTs pixel electrode circuit for AM-OLEDs , 2005, IEEE Transactions on Electron Devices.

[9]  Chih-Yuan Lu,et al.  A critical examination of 3D stackable NAND Flash memory architectures by simulation study of the scaling capability , 2010, 2010 IEEE International Memory Workshop.

[10]  H. Mizuta,et al.  Improved off-current and subthreshold slope in aggressively scaled poly-Si TFTs with a single grain boundary in the channel , 2004, IEEE Transactions on Electron Devices.

[11]  P. Lugli,et al.  Effects of grain boundaries, field-dependent mobility, and interface trap States on the electrical Characteristics of pentacene TFT , 2004, IEEE Transactions on Electron Devices.

[12]  R. Liu,et al.  A novel junction-free BE-SONOS NAND flash , 2008, 2008 Symposium on VLSI Technology.

[13]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.