Smart double-cut via insertion flow with dynamic design-rules compliance for fast new technology adoption
暂无分享,去创建一个
[1] Shobhit Malik,et al. Yield enhancement flow for analog and full custom designs reliability-rules automatic application , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).
[2] Cheng-Kok Koh,et al. Fast and Optimal Redundant Via Insertion , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] D. Cantarelli,et al. A test structure for contact and via failure analysis in deep-submicrometer CMOS technologies , 2006, IEEE Transactions on Semiconductor Manufacturing.
[4] Shanq-Jang Ruan,et al. Enhanced Redundant via Insertion with Multi-via Mechanisms , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[5] Dhiraj K. Pradhan,et al. Yield optimization of modular and redundant multimegabit RAMs: a study of effectiveness of coding versus static redundancy using the center-satellite model , 1993, IEEE Trans. Very Large Scale Integr. Syst..