High-Definition Routing Congestion Prediction for Large-Scale FPGAs

To speed up the FPGA placement and routing closure, we propose a novel approach to predict the routing congestion map for large-scale FPGA designs at the placement stage. After reformulating the problem into an image translation task, our proposed approach leverages recent advancement in generative adversarial learning to address the task. Particularly, state-of-the-art generative adversarial networks for high-resolution image translation are used along with well-engineered features extracted from the placement stage. Unlike available approaches, our novel framework demonstrates a capability of handling large-scale FPGA designs. With its superior accuracy, our proposed approach can be incorporated into the placement engine to provide congestion prediction resulting in up to 7% reduction in routed wirelength for the most congested design in ISPD 2016 benchmark.

[1]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[2]  Yuzhe Ma,et al.  GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[3]  Zhiru Zhang,et al.  Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets , 2019 .

[4]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[5]  Leonidas J. Guibas,et al.  The Earth Mover's Distance as a Metric for Image Retrieval , 2000, International Journal of Computer Vision.

[6]  Jan Kautz,et al.  High-Resolution Image Synthesis and Semantic Manipulation with Conditional GANs , 2017, 2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition.

[7]  Wei Ye,et al.  LithoGAN : End-to-End Lithography Modeling with Generative Adversarial Networks , 2019 .

[8]  Evangeline F. Y. Young,et al.  Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper) , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  David Z. Pan,et al.  Machine Learning for Yield Learning and Optimization , 2018, 2018 IEEE International Test Conference (ITC).

[10]  Gary William Grewal,et al.  GPlace: A congestion-aware placement tool for UltraScale FPGAs , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[11]  Meng Li,et al.  GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[12]  Alexei A. Efros,et al.  Image-to-Image Translation with Conditional Adversarial Networks , 2016, 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[13]  Peter J. Bickel,et al.  The Earth Mover's distance is the Mallows distance: some insights from statistics , 2001, Proceedings Eighth IEEE International Conference on Computer Vision. ICCV 2001.

[14]  Evangeline F. Y. Young,et al.  RippleFPGA: Routability-Driven Simultaneous Packing and Placement for Modern FPGAs , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Chih-Liang Eric Cheng.  RISA: accurate and efficient placement routability modeling , 1994, ICCAD.

[16]  David Z. Pan,et al.  elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Zhiru Zhang,et al.  Painting on PIacement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[18]  Peter Spindler,et al.  Fast and Accurate Routing Demand Estimation for Efficient Routability-driven Placement , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[19]  Yih-Lang Li,et al.  NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Li Fei-Fei,et al.  Perceptual Losses for Real-Time Style Transfer and Super-Resolution , 2016, ECCV.

[21]  Yiran Chen,et al.  RouteNet: Routability prediction for Mixed-Size Designs Using Convolutional Neural Network , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[22]  Jian Sun,et al.  Deep Residual Learning for Image Recognition , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).