A Reversible CMOS AD / DA Converter Implemented with Pseudo Floating-Gate

Reversible logic is becoming more and more prominent as the technology sets higher demands on heat, power, scaling and stability. Reversible gates are able at any time to ”undo” the current step or function. Multiple-valued logic has the advantage of transporting and evaluating higher bits each clock cycle than binary. Moreover, we demonstrate in this paper, combining these disciplines we can construct powerful multiple-valued reversible logic structures. In this paper a reversible block implemented by pseudo floatinggate can perform AD-function and a DA-function as its reverse application. Keywords—Reversible logic, bi-directional, Pseudo floating-gate (PFG), multiple-valued logic (MVL).

[1]  R. Landauer,et al.  The Fundamental Physical Limits of Computation. , 1985 .

[2]  Yngvar Berg,et al.  Pseudo Floating-Gate Inverter with Feedback Control , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[3]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[4]  Y. Berg,et al.  Using Multiple-Valued Gates to Implement Reversible Logic , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[5]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[6]  Snorre Aunet,et al.  Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[7]  Paul E. Hasler,et al.  A high-resolution non-volatile analog memory cell , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[8]  Tadashi Shibata,et al.  Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[9]  Tor Sverre Lande,et al.  Programming floating-gate circuits with UV-activated conductances , 2001 .

[10]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .