论文信息 - Reliability of dual-damascene local interconnects featuring cobalt on 10 nm logic technology

Reliability of dual-damascene local interconnects featuring cobalt on 10 nm logic technology

This paper discusses the reliability of a new metallization scheme for 10nm back end of line (BEOL) local interconnect. Electromigration (EM) and time dependent dielectric breakdown (TDDB) on cobalt fill interconnects are investigated. Significant innovation in process manufacturing are delivered to meet the reliability challenges of technology scaling. Electromigration time to failure is observed to be at least four orders of magnitude higher for Co fill interconnects compared to Cu alloy metallurgy. Intrinsic TDDB reliability for Co/low-k ILD meets the expectations and surpasses the capability of Cu/low-k ILD systems with E-field acceleration factor of ∼5 cm/MV using E-model fit. Wafer level stress induced voiding reliability on Co shows superior intrinsic properties with respect to Cu.

[1] Christopher George,et al. Process technology scaling in an increasingly interconnect dominated world , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[2] W. Steinhögl,et al. Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller , 2005 .

[3] Jian Li,et al. Copper-Based Metallization in ULSI Structures , 1994 .

[4] H. A. Schafft,et al. JEDEC "TCR" interlaboratory experiment-lessons learned , 1994, Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS).

[5] D. Castro,et al. Void growth modeling upon electromigration stressing in narrow copper lines , 2007 .

[6] C. Auth,et al. A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).