Exploiting a new level of DLP in multimedia applications
暂无分享,去创建一个
[1] Burzin A. Patel,et al. Optimization of instruction fetch mechanisms for high issue rates , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[2] Uri C. Weiser,et al. MMX technology extension to the Intel architecture , 1996, IEEE Micro.
[3] Eric Rotenberg,et al. Trace cache: a low latency approach to high bandwidth instruction fetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[4] Marc Tremblay,et al. VIS speeds new media processing , 1996, IEEE Micro.
[5] Pradeep K. Dubey,et al. How Multimedia Workloads Will Change Processor Design , 1997, Computer.
[6] Ruby B. Lee,et al. Challenges to Combining General-Purpose and Multimedia Processors , 1997, Computer.
[7] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[8] Corinna G. Lee,et al. Initial results on the performance and cost of vector microprocessors , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[9] John Wawrzynek,et al. Vector microprocessors , 1998 .
[10] Josep Llosa,et al. Resource widening versus replication: limits and performance-cost trade-off , 1998, ICS '98.
[11] Corinna G. Lee,et al. Simple vector microprocessors for multimedia applications , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[12] Norman P. Jouppi,et al. Performance of image and video processing with general-purpose processors and media ISA extensions , 1999, ISCA.
[13] M. Valero,et al. MOM: a Matrix SIMD Instruction Set Architecture for Multimedia Applications , 1999, ACM/IEEE SC 1999 Conference (SC'99).
[14] Sony’s Emotionally Charged Chip , 1999 .
[15] R. Koenen,et al. MPEG-4 multimedia for our time , 1999 .
[16] Mateo Valero,et al. Adding a vector unit to a superscalar processor , 1999, ICS '99.
[17] Lizy Kurian John,et al. Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology , 1999, ICS '99.
[18] W. Marwood,et al. Digital signal multi-processor for matrix applications , 1999 .
[19] MOM: a Matrix SIMD Instruction Set Architecture for Multimedia Applications , 1999, SC.