A Calibration Technique for Multibit Stage Pipelined A/D Converters via Least-Squares Method

This brief presents a foreground calibration method for correcting linear and memoryless errors in multibit stage pipelined A/D converters (ADCs). Using a least-squares minimization, the method extends the radix-based pipelined ADC calibration to multibit stage architectures by adopting one-of- n encoding with a radix vector expansion, thereby correcting both nonideal stage gain and random code-boundary transitions in a globally optimal sense. Numerical experiments via Monte Carlo simulation of 400 ADCs show that the proposed calibration method can improve the effective number of bits from 9.5 b to 14.4 b for a hypothetical 15-b 200-MS/s pipelined ADC design in 90-nm CMOS process.

[1]  Behzad Razavi,et al.  A 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[2]  D.A. Johns,et al.  An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.

[3]  Chih-Kong Ken Yang,et al.  Multilevel Power Optimization of Pipelined A/D Converters , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[5]  Behzad Razavi,et al.  A 10-bit 1-GHz 33-mW CMOS ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[6]  J. Markus,et al.  On the monotonicity and linearity of ideal radix-based A/D converters , 2004, Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510).

[7]  Shoji Kawahito,et al.  A Digital-Calibration Technique for Redundant Radix-4 Pipelined Analog-to-Digital Converters , 2007, IEEE Transactions on Instrumentation and Measurement.

[8]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Hsin-Shu Chen,et al.  A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC , 2012, IEEE Journal of Solid-State Circuits.