Partition-driven standard cell thermal placement
暂无分享,去创建一个
[1] R. M. Mattheyses,et al. A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.
[2] Gene H. Golub,et al. Matrix computations , 1983 .
[3] Charles R. Johnson,et al. Matrix analysis , 1985, Statistical Inference for Engineers and Data Scientists.
[4] Georg Sigl,et al. GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Carl Sechen,et al. Efficient and effective placement for very large circuits , 1993, ICCAD.
[6] Martin D. F. Wong,et al. A matrix synthesis approach to thermal placement , 1997, ISPD '97.
[7] Shashi Shekhar,et al. Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.
[8] Andrew B. Kahng,et al. Faster minimization of linear wirelength for global placement , 1997, ISPD '97.
[9] Andrew B. Kahng,et al. Multilevel circuit partitioning , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Alberto L. Sangiovanni-Vincentelli,et al. On thermal effects in deep sub-micron VLSI interconnects , 1999, DAC '99.
[11] Giorgio Gambosi,et al. Complexity and approximation: combinatorial optimization problems and their approximability properties , 1999 .
[12] Andrew B. Kahng,et al. On wirelength estimations for row-based placement , 1998, ISPD '98.
[13] Giorgio Gambosi,et al. Complexity and Approximation , 1999, Springer Berlin Heidelberg.
[14] Shantanu Dutt,et al. Effective partition-driven placement with simultaneous level processing and global net views , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[15] Sung-Mo Kang,et al. A temperature-aware simulation environment for reliable ULSI chipdesign , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Sung-Mo Kang,et al. Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Andrew B. Kahng,et al. Design and implementation of move-based heuristics for VLSI hypergraph partitioning , 2000, JEAL.
[18] Patrick H. Madden,et al. Reporting of standard cell placement results , 2001, ISPD '01.