DESIGN AND IMPLEMENTATION OF A VHDL PROCESSOR FOR DCT BASED IMAGE COMPRESSION
暂无分享,去创建一个
This paper describes the design and implementation of a VHDL processor meant for performing 2D-Discrete Cosine Transform (DCT) to use in image compression applications. The design flow starts from the system specification to implementation on silicon and the entire process is carried out using an advanced workstation based design environment for digital signal processing. The software allows the bit-true analysis to ensure that the designed VLSI processor satisfies the required specifications. The bit-true analysis is performed on all levels of abstraction (behavior, VHDL etc.). The motivation behind the work is smaller size chip area, faster processing, reducing the cost of the chip
[1] Zoran Salcic,et al. Digital Systems Design and Prototyping Using Field Programmable Logic , 1997 .
[2] N. Ahmed,et al. Discrete Cosine Transform , 1996 .
[3] Karolin Baecker,et al. Two Dimensional Signal And Image Processing , 2016 .
[4] Ioannis Pitas,et al. Parallel Algorithms for Digital Image Processing, Computer Vision and Neural Networks , 1993 .