Novel Laser Annealing Process for Advanced Complementary Metal Oxide Semiconductor Devices with Suppressed Polycrystalline Silicon Gate Depletion and Ultra shallow Junctions

One of the major challenges in advanced complementary metal oxide semiconductor (CMOS) technology is to achieve an adequate dopant activation at the polycrystalline silicon (poly-Si) gate/gate oxide interface to minimize the poly-Si depletion effect. We investigated gate pre annealing by laser thermal process (LTP) in conjunction with laser spike annealing (LSA) source/drain (S/D) activation to effectively suppress poly-Si gate depletion while forming highly activated ultra shallow junctions for S/D. We found that carrier concentration at the poly-Si gate/gate oxide interface increases and, accordingly, electrical inversion oxide thickness (Tinv) decreases whereas dopant penetration into the Si substrate is suppressed to a level far below that in conventional rapid thermal annealing (RTA). We realized improved device performance characteristics such as a high drive current, a small threshold voltage (Vth) shift, and a reduced off current (Ioff).

[1]  R. K. Jain,et al.  Concentration‐dependent diffusion of B and P in Si , 1973 .

[2]  A. See,et al.  Boron Profile Narrowing in Laser-Processed Silicon after Rapid Thermal Anneal , 2004 .

[3]  Ultrashallow junction formation by self-limiting LTP and its application to sub-65-nm node MOSFETs , 2005, IEEE Transactions on Electron Devices.

[4]  Masaharu Oshima,et al.  A model for the segregation and pileup of boron at the SiO2/Si interface during the formation of ultrashallow p+ junctions , 2001 .

[5]  P. Vande Voorde,et al.  Boron diffusion and penetration in ultrathin oxide with poly-Si gate , 1998, IEEE Electron Device Letters.

[6]  Drive current enhancement in sub-50 nm CMOS by reduction of SDE resistance with laser thermal process , 2004 .

[7]  50 nm SOI CMOS transistors with ultra shallow junction using laser annealing and pre-amorphization implantation , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[8]  A. See,et al.  Control of transient enhanced diffusion of boron after laser thermal processing of preamorphized silicon , 2002 .

[9]  A. Hiraiwa,et al.  Ultra-shallow junction formation by non-melt laser spike annealing for 50-nm gate CMOS , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[10]  James D. Hayden,et al.  The effects of boron penetration on p/sup +/ polysilicon gated PMOS devices , 1990 .

[11]  D. M. Kim,et al.  Photonic high-frequency capacitance-voltage characterization of interface states in metal-oxide-semiconductor capacitors , 2002 .

[12]  J. Woo,et al.  Advanced source/drain engineering for box-shaped ultrashallow junction formation using laser annealing and pre-amorphization implantation in sub-100-nm SOI CMOS , 2002 .