A Fast and Stable Time Locked Loop for Network Time Synchronization with Parallel FLL and PLL
暂无分享,去创建一个
[1] Dean Banerjee,et al. Pll Performance, Simulation, and Design , 2003 .
[2] David L. Mills,et al. Internet Engineering Task Force (ietf) Network Time Protocol Version 4: Protocol and Algorithms Specification , 2010 .
[3] Julien Ridoux,et al. Robust synchronization of absolute and difference clocks over networks , 2009, IEEE/ACM Trans. Netw..
[4] Zhu Wensi,et al. IEEE 1588 implementation with FLL vs. PLL , 2013, 2013 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS) Proceedings.
[5] Roland E. Best. Phase-locked loops : design, simulation, and applications ; [including CD with PLL design and simulation software] , 2007 .
[6] Reinhard Exel,et al. Synchronization robustness using Kalman-based clock servos , 2015, 2015 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS).