A Fast and Stable Time Locked Loop for Network Time Synchronization with Parallel FLL and PLL

We propose a concept for accurate network time synchronization. In comparison to NTPv4 and PTPd, which use a closed-loop design with a single loop filter, our approach splits the task into two fundamental aspects: First, matching the local clock’s frequency to the reference frequency is enforced (syntonization). Second, the remaining constant offset between both clocks is minimized (synchronization). We suggest syntonization with a frequency locked loop (FLL) using an open-loop design and synchronization with an additional feedback phase locked loop (PLL). This concept of a time locked loop is advantageous, as it allows faster clock synchronization (smaller settling times) compared to a joint closed-loop design, while furthermore avoiding transient oscillations.

[1]  Dean Banerjee,et al.  Pll Performance, Simulation, and Design , 2003 .

[2]  David L. Mills,et al.  Internet Engineering Task Force (ietf) Network Time Protocol Version 4: Protocol and Algorithms Specification , 2010 .

[3]  Julien Ridoux,et al.  Robust synchronization of absolute and difference clocks over networks , 2009, IEEE/ACM Trans. Netw..

[4]  Zhu Wensi,et al.  IEEE 1588 implementation with FLL vs. PLL , 2013, 2013 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication (ISPCS) Proceedings.

[5]  Roland E. Best Phase-locked loops : design, simulation, and applications ; [including CD with PLL design and simulation software] , 2007 .

[6]  Reinhard Exel,et al.  Synchronization robustness using Kalman-based clock servos , 2015, 2015 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control, and Communication (ISPCS).